Breaking News

Tips & Tricks: Creating a 2W+4R FPGA Block RAM, Part 1

2 saves
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
User Rank
Just at the right (write?) time....
hamster_nz   11/13/2013 4:05:45 AM
Hi Alvie,

Just stumbled over this on twitter (#FPGA) - making use of this right now.

I resolved the conflict a cruder way - the addresses are compared, and if they match then the datain is registered to place on the dataout of the other port, and the enable of the read port is inhibited (don't know if I explained that correctly or not!).

However, this way is much cleaner.


<<   <   Page 2 / 2
Most Recent Comments Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed