Breaking News
Blog

Tips & Tricks: Creating a 2W+4R FPGA Block RAM, Part 1

NO RATINGS
2 saves
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
hamster_nz
User Rank
Freelancer
Just at the right (write?) time....
hamster_nz   11/13/2013 4:05:45 AM
NO RATINGS
Hi Alvie,

Just stumbled over this on twitter (#FPGA) - making use of this right now.

I resolved the conflict a cruder way - the addresses are compared, and if they match then the datain is registered to place on the dataout of the other port, and the enable of the read port is inhibited (don't know if I explained that correctly or not!).

However, this way is much cleaner.

 

<<   <   Page 2 / 2
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
NEXT UPCOMING BROADCAST
How to Cope with a Burpy Comet
October 17, 2pm EDT Friday
EE Times Editorial Director Karen Field interviews Andrea Accomazzo, Flight Director for the Rosetta Spacecraft.