Breaking News
Blog

4 Shocking High-Voltage Projects With Arduino

NO RATINGS
1 saves
Page 1 / 5 Next >
View Comments: Threaded | Newest First | Oldest First
Stephen_M
User Rank
Author
Safety?
Stephen_M   11/20/2013 8:44:18 PM
NO RATINGS
Adding a high voltage shield to a traditional low voltage product invites all kinds of issues.

The small relay's ratings are further obscured by putting them on a board that begs "go for it". Having used relays in the past for switching line voltage, there is no way I would buy one of these since the pedigree of the parts are fundamental to the quality of its future operation.

Do any of these project boards have Nationally Recognized Test Laboratory markings? It isn't mentioned and it should. Since it has line voltages on the board, shouldn't the board be manufactured to a higher level? One false move an it's all toast. Shouldn't the boards come pre-buttered?

In working with high voltages myself, it is very important to know that the traces have sufficient spacings for contamination, voltage separation, and current handling without overheating the PCB material.

While the projects are cool, working with those voltages on an open frame design is dangerous. The arcing shown for fun on the project page is closer to reality than you think.

Caleb Kraft
User Rank
Author
Re: Safety?
Caleb Kraft   11/21/2013 5:21:37 PM
NO RATINGS
That is why these are so fun! You don't get to see high voltage on an arduino every day. At least, not without destroying it.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed