Breaking News
Blog

Circuit Design in FinFET Technologies: Evolution or Revolution?

NO RATINGS
Page 1 / 2 Next >
View Comments: Oldest First | Newest First | Threaded View
Adele.Hars
User Rank
Rookie
FD-SOI easier?
Adele.Hars   11/28/2013 1:16:18 PM
NO RATINGS
Interesting post, Carey. Do you think, from the designer's perspective then, FD-SOI would be easier? 

Charles.Desassure
User Rank
Manager
Learning Curve
Charles.Desassure   11/28/2013 10:58:08 PM
NO RATINGS
Well, with everything else, FinFET technologies  will have to stand the test of time to see if it can reduce costs, if it is reliable, and if it can support the many devices that are on the market.  If it can, the learning curve for FinFET technologies will not be a problem for designers.

The profit
User Rank
Rookie
Evolution
The profit   12/2/2013 12:44:09 PM
NO RATINGS
FinFETs just quantize the size of transistors and to make them manufactureable the fin pitch and poly pitch need to be pretty much fixed.

The thing I think the foundaries are missing is planar devices for analog circuits that do not translate well to FinFET.  They should be able to do it the same way traditional CMOS processes can have bipolar devices.  While die area for planar circuits would be bigger, it would make the process more flexible and give designers a stepping stone between planar processes and full FinFET design.

Carey.Robertson
User Rank
Blogger
Re: FD-SOI easier?
Carey.Robertson   12/2/2013 5:36:37 PM
NO RATINGS
From a stictly designer perspective, yes, I think FD SOI has advantages because it allows the freedom and flexibility of a planar or 2d process.  This is especially attractive to analog designers who are looking to create very custom devices and optimize for timing, frequency, noise, etc.

C VanDorne
User Rank
CEO
FinFET Graphic Renderings
C VanDorne   12/6/2013 3:56:17 PM
NO RATINGS
I love the graphic renderings of these FinFETs.  Has anyone seen a resource that shows these next to a traditional 2D design, complete with explanation of how electrons flow in both designs?  That way a non-device designer can see exactly what it is that makes these FinFETs advantageous?

Thanks.

Daniel Payne
User Rank
CEO
Re: FinFET Graphic Renderings
Daniel Payne   1/20/2014 7:58:21 PM
NO RATINGS
This article shows a comparison of current flow between planar CMOS and FinFET devices: http://www.realworldtech.com/intel-22nm-finfet/

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week