Breaking News
Getting to Know Your NAND: 10 Features
1/7/2014

< Previous   Image 4 of 10      Next >

Wear leveling and error correction are two things that vendors love.(Source: Crispin Semmens)
Wear leveling and error correction are two things that vendors love.
(Source: Crispin Semmens)

< Previous   Image 4 of 10      Next >

Return to Article

View Comments: Newest First | Oldest First | Threaded View
Allthingstech
User Rank
Author
troubleshooting
Allthingstech   1/10/2014 10:34:45 AM
NO RATINGS
Really enjoyed the blend of humor/technical content on this one. Anyone have any learnings to share on this:

"Choosing the wrong technology can eliminate the many advantages of flash. This is frequently seen when multiple SSDs are put in a standard disk drive shelf, where the SAS link to the server is filled by the input/output per second (IOPs) of two or three SSDs, so 90% of the potential performance in the shelf is never available."

Nick Balmez
User Rank
Author
Testing NAND
Nick Balmez   1/8/2014 2:46:17 PM
NO RATINGS
In a NAND Functional Tester I implemented the algorithm to detect during Read/Verify the actual ECC required per Block and Device.

Applying repeatedly Erase/Program/Read/Verify cycles to the same block emphasized the Endurance (measured in number of Erase/Program cycles) based on the evolution of ECC detected during Read/Verify.

Lately a customer ran, on an ONFI2.2 Chip with ECC Unit of 1117 Bytes and minimum required ECC 40 according to the spec, repeatedly, Erase/Program/Read/Verify cycles on the same Block. During the first cycle the ECC detected by the tester for that Block was 6, after 3K cycles ECC detected was 17, after 5K cycles ECC 29.

zewde yeraswork
User Rank
Author
analogies
zewde yeraswork   1/8/2014 9:46:12 AM
NO RATINGS
This is a series of very helpful metaphors and analogies for understanding NAND.

Susan Rambo
User Rank
Author
Flashback
Susan Rambo   1/7/2014 5:15:53 PM
NO RATINGS
I think I've worked with that guy on Image 4.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed