Breaking News
Blog

Doing Math in FPGAs, Part 3 (Floating-Point)

NO RATINGS
4 saves
Page 1 / 2 Next >
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 3 / 3
Max The Magnificent
User Rank
Blogger
Signed magnitude
Max The Magnificent   1/7/2014 4:24:53 PM
NO RATINGS
Hi Tomii -- as you point out, the sign-bit in the IEEE 754 is just 0 = positive, 1 = negative; that is, the combination of the sign bit and the mantissa is a sign-magnitude vale as opposed to being a two's complement value. One problem with thsi is that you can have both +0 and -0 values. Have you any idea why they chose to do things this way?

<<   <   Page 3 / 3
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week