Breaking News

Doing Math in FPGAs, Part 3 (Floating-Point)

5 saves
Page 1 / 2 Next >
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 3 / 3
Max The Magnificent
User Rank
Signed magnitude
Max The Magnificent   1/7/2014 4:24:53 PM
Hi Tomii -- as you point out, the sign-bit in the IEEE 754 is just 0 = positive, 1 = negative; that is, the combination of the sign bit and the mantissa is a sign-magnitude vale as opposed to being a two's complement value. One problem with thsi is that you can have both +0 and -0 values. Have you any idea why they chose to do things this way?

<<   <   Page 3 / 3 Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed