REGISTER | LOGIN
Breaking News
Timing-Driven Hybrid RTL/Gate Partitioning for Predictable FPGA-Based Prototyping
3/3/2014

< Previous   Image 3 of 17      Next >

Figure 2
Hardware platform: heterogeneous logic resources and unbalanced interconnect distribution (click here for a larger image).
Hardware platform: heterogeneous logic resources and unbalanced interconnect distribution (click here for a larger image).

< Previous   Image 3 of 17      Next >

Return to Article

View Comments: Newest First | Oldest First | Threaded View
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed