Breaking News
View Comments: Newest First | Oldest First | Threaded View
Garcia-Lasheras
User Rank
Author
Re: Basic elements?
Garcia-Lasheras   3/13/2014 7:27:02 PM
NO RATINGS
@MButts: "Not much point in showing a bunch of datapaths (in diagrams that render too small to read) without even briefly explaining the round and arrow-shaped elements that run across the top, and how they relate to the micropipeline you introduced before."

The diagrams are just introduced for provding a flashing idea on how the mcropipelined asynchronous logic designs should be implemented from a geometric point of view. For this purpose, this diagrams are just snapshots taken from a complete Xilinx ISE project, where the real logic behind the weird schematic simbols can be studied.

Note that all of them are implemented in schematic mode, as an extra effort to allow visualizing how the signals are really flowng throughout the system.

For a deeper detail of the inner gears under the hood, you should check too the next preprinted paper on Arxiv:

Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach

 

MButts: "I just wish there was a little more technique and a fewer examples in your column. Now I'll go take a look at your site. All the best!"

So, after all,  I've managed to reach my target: leading intersted people as you are to the main AsyncArt project. And, of course, we are open for new members!!

You can fnd my email in the website if interested. Don't hesitate in contacting me if you have any question or request ;-)

MButts
User Rank
Author
Basic elements?
MButts   3/13/2014 1:35:04 PM
NO RATINGS
Not much point in showing a bunch of datapaths (in diagrams that render too small to read) without even briefly explaining the round and arrow-shaped elements that run across the top, and how they relate to the micropipeline you introduced before.

I've always been interested in asynchronous logic and once did a few FPGA experiments along these lines, so I'm interested in this work. I just wish there was a little more technique and a fewer examples in your column. Now I'll go take a look at your site. All the best!

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed