Breaking News
View Comments: Newest First | Oldest First | Threaded View
Garcia-Lasheras
User Rank
Blogger
Re: Basic elements?
Garcia-Lasheras   3/13/2014 7:27:02 PM
NO RATINGS
@MButts: "Not much point in showing a bunch of datapaths (in diagrams that render too small to read) without even briefly explaining the round and arrow-shaped elements that run across the top, and how they relate to the micropipeline you introduced before."

The diagrams are just introduced for provding a flashing idea on how the mcropipelined asynchronous logic designs should be implemented from a geometric point of view. For this purpose, this diagrams are just snapshots taken from a complete Xilinx ISE project, where the real logic behind the weird schematic simbols can be studied.

Note that all of them are implemented in schematic mode, as an extra effort to allow visualizing how the signals are really flowng throughout the system.

For a deeper detail of the inner gears under the hood, you should check too the next preprinted paper on Arxiv:

Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach

 

MButts: "I just wish there was a little more technique and a fewer examples in your column. Now I'll go take a look at your site. All the best!"

So, after all,  I've managed to reach my target: leading intersted people as you are to the main AsyncArt project. And, of course, we are open for new members!!

You can fnd my email in the website if interested. Don't hesitate in contacting me if you have any question or request ;-)

MButts
User Rank
Rookie
Basic elements?
MButts   3/13/2014 1:35:04 PM
NO RATINGS
Not much point in showing a bunch of datapaths (in diagrams that render too small to read) without even briefly explaining the round and arrow-shaped elements that run across the top, and how they relate to the micropipeline you introduced before.

I've always been interested in asynchronous logic and once did a few FPGA experiments along these lines, so I'm interested in this work. I just wish there was a little more technique and a fewer examples in your column. Now I'll go take a look at your site. All the best!

Most Recent Comments
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.