Breaking News
On-Chip Interconnect Costs Spawn Research
3/26/2014

Image 1 of 2      Next >

'Interconnect performance/area/cost scaling the foremost issue for 10nm and 7nm nodes,' Geoffrey Yeap, vice president of technology at Qualcomm, said in a keynote at the 2013 International Electron Devices Meeting.
"Interconnect performance/area/cost scaling the foremost issue for 10nm and 7nm nodes," Geoffrey Yeap, vice president of technology at Qualcomm, said in a keynote at the 2013 International Electron Devices Meeting.

Image 1 of 2      Next >

Return to Article

View Comments: Threaded | Newest First | Oldest First
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed