Design Con 2015
Breaking News
View Comments: Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Blogger
New Skill Set?
DrFPGA   4/3/2014 10:11:03 AM
NO RATINGS
If we don't get an automatic cost reduction from process scaling I guess we need to create sa new set of skills that allow us to get cost reductions from other areas. Architecture and system design perhaps? Maybe we will also see more tools for helping optimize system architecture for lower cost implementations? Maybe reconfigurable logic will actually let use use a transitior for more than one functions improving cost efficiency?

Anyone have other ideas on where innovation might help us reduce system cost?

Max The Magnificent
User Rank
Blogger
Re: FINALLY : Cavalry to the rescue
Max The Magnificent   3/31/2014 7:18:55 PM
NO RATINGS
@chipmonk0: Now that Intel has finally thrown its hat in the ring...

Good point!

chipmonk0
User Rank
Manager
FINALLY : Cavalry to the rescue
chipmonk0   3/31/2014 11:36:41 AM
NO RATINGS
In spite of a lot of hoopla, the introduction of 2.5 and 3-d packaging technologies have been slow because of fragmentation among the players. So far large IDMs like Intel with proven track record of developing and putting technologies into place all on their own had not taken much interest in Package level integration ( System in a Package ) because they had Fabs 2 nodes ahead of the best Foundries and could integrate more economically on a single chip. Now that Intel has finally thrown its hat in the ring ( to integrate their Processor for Altera and Memory chips from others at high Bandwidth ), the pace of development and implementation of 2.5 and 3d will get faster. 

Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll