Breaking News
Blog

Mentor's Valor NPI Fully Integrated With Xpedition PCB Development Platform

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
Max The Magnificent
User Rank
Blogger
Re: Component Life-cycle management
Max The Magnificent   3/31/2014 9:46:44 AM
NO RATINGS
@Sanjib: All the best for EELive!! :)


Thanks for the kind wishes -- it's 6:45am here -- I'm just about to head over to the conference center -- I'm speaking this morning at the FPGA boot camp. More later...

Sanjib.A
User Rank
CEO
Re: Component Life-cycle management
Sanjib.A   3/31/2014 4:14:17 AM
NO RATINGS
Not urgent Max!! When ever you are able to be in touch with them. In the mean time I will check on the web. All the best for EELive!! :)

Max The Magnificent
User Rank
Blogger
Re: Component Life-cycle management
Max The Magnificent   3/30/2014 12:34:48 PM
NO RATINGS
@Sanjib: One question I had is...

I think it does address this, but I will have to check back with the folks at Mentor -- and that will have to wait until after EE Live!

Sanjib.A
User Rank
CEO
Component Life-cycle management
Sanjib.A   3/30/2014 1:23:48 AM
NO RATINGS
@Max: Good to learn that one integrated platform of tools will take care of the PCB design-to-manufacturing process flow. One question I had is would it also do the job of component lifecycle management? When ever a component is declared to be moved to EOL by its manufacturer, does Valor tool have a feature that would notify the engineering team about EOL status? Sometimes an NPI cycle of a complex board takes 12-16 months. By the time the design is completed and moved to manufacturing, it is found that there are some EOL notices for some components from the manufacturer (especially memory parts).  

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.