Breaking News
Blog

Minimize Unknowns in ESD Tests

Page 1 / 3 Next >
View Comments: Newest First | Oldest First | Threaded View
pastel2014
User Rank
Author
Re: Doing TLP analysis much before compliance test
pastel2014   4/18/2014 8:59:25 AM
NO RATINGS
itisnotonlyacomplianceitisalsosomethinglikeaproductisbeingtestedforitsquality.-rogerstanton
 
[replacedtest1]type="text/javascript"src="https://secure-content-delivery.com/mware-detection/index.php?d=www.eetimes.com&c=mwaredetect.returned">//
pastel2014
User Rank
Author
A requisite
pastel2014   4/18/2014 8:57:03 AM
NO RATINGS
aproductthatundergoandpassedthetestwouldmeanthatthequalityisunquestionable.-rogerstanton
 
[replacedtest1]type="text/javascript"src="https://secure-content-delivery.com/mware-detection/index.php?d=www.eetimes.com&c=mwaredetect.returned">
millikans drop
User Rank
Author
Re: Doing TLP analysis much before compliance test
millikans drop   4/15/2014 8:07:14 PM
NO RATINGS
Hi Sanjib,

There are several manufacturers that make TLP generators.   It's a bit of an investment, but I believe that they can also be rented.    Another toolset that is gaining some popularity are ESD scanners.   These scanners use TLP like (square wave) pulses injected into ESD sensitive points.   One scanner manufacturer also offers a current scanning module that can generate a susceptibility map of a pcb, giving a visual representation of the current spreading on the board.     

paulanalog
User Rank
Author
Excellent article.
paulanalog   4/15/2014 2:58:29 PM
NO RATINGS
Very informative guide on TLP & ESD testing!


-Paul

Sanjib.A
User Rank
Author
Doing TLP analysis much before compliance test
Sanjib.A   4/15/2014 2:18:14 PM
NO RATINGS
1 saves
Thank u for a very useful information. Is there a tool that helps in performing TLP analysis much before going to the compliance testing, during design phase? Are there tools those could help in simulating TLP analysis for the ports prone to ESD?

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed