Design Con 2015
Breaking News
Blog

TSMC Details Family of Chip Stacks

View Comments: Newest First | Oldest First | Threaded View
chipmonk0
User Rank
Manager
" ... details .. " Oh really ?
chipmonk0   4/25/2014 11:26:49 AM
NO RATINGS
One usually expects more details in an article titled " ... details .. " ! For a start how about figures / photos showing various 3-d stacks mentioned as a proof of existence but also some dimensions / performance / yield data. Otherwise its more of the same old hype that has dogged the reporting of 3-d stack technology development.

sung kyu lim @ GTCAD
User Rank
Rookie
Re: typo?
sung kyu lim @ GTCAD   4/24/2014 3:31:07 PM
NO RATINGS
oh well, i wish i could, but i am just a humble designer dying to reduce TSV area overhead in my 3D IC designs... i am eargerly waiting for TSMC to produce smaller TSVs at lower cost ;-)

HBR1
User Rank
Rookie
Re: typo?
HBR1   4/24/2014 3:03:49 PM
NO RATINGS
Hi Sung Kyu, you are right - it should say MICROmeter. This was wishful thinking on my part. Can YOU take on this challenge and make my wish come true ?....Herb

sung kyu lim @ GTCAD
User Rank
Rookie
typo?
sung kyu lim @ GTCAD   4/24/2014 2:44:43 PM
NO RATINGS
40nm pitch for TSV? you mean 40um?

sranje
User Rank
Manager
Congratulations to Herb
sranje   4/24/2014 2:21:31 PM
NO RATINGS
An excellent summary - measured, balanced, informative -- a pleasure to read your articles Herb

Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll