Breaking News
Blog

Papilio DUO: Arduino-Compatible MCU + FPGA + Drag-&-Drop Circuit Creation

Blog
5/28/2014 05:50 PM EDT

 14 comments   post a comment
NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
TonyTib
User Rank
Author
Looks good for a FPGA board
TonyTib   5/28/2014 8:09:22 PM
NO RATINGS
At a glance, looks similar to the Papilio Pro board, so the Kickstarter pricing is pretty good.  The IDE looks nice.

betajet
User Rank
Author
Great little boards
betajet   5/28/2014 7:12:41 PM
NO RATINGS
I also highly recommend Papilio.  I recently got a Papilio One with 250K gate Spartan 3E and FTDI USB chip for JTAG programming and serial access.  At US$38 it's the cheapest USA board I know of with a large FPGA.  DUO will give you a lot more capacity, performance, and RAM.

Update: I backed it.  The Early Bird boards are going fast -- fewer than half left.  Project just passed 30% funding.  I've done a lot of work with Xilinx Spartan-II, Spartan-IIE, Spartan 3A, and Spartan 3E.  Should be interesting to check out Spartan 6 when the boards come out of the oven :-)

Duane Benson
User Rank
Author
Wing interface
Duane Benson   5/28/2014 6:53:55 PM
NO RATINGS
The Wing interface on the Papilio boards is pretty easy to use. I've designed a couple wings myself.

I've got one that has spots for GPS, IMU and RTC modules, as well as two Pmod ports. The Pmod is an interface layout used by a a number of development board companies. This one will be used with a Papilio on my tele-presence robot at some point. I can use it with any of my Papilios. Presumably, designing one for this new Papilio would be just as easy.



Duane Benson
User Rank
Author
I backed it
Duane Benson   5/28/2014 6:11:41 PM
NO RATINGS
Darn. I missed the Zero day award. I did, however, make the Early Bird Special, and upgraded to 2MB of RAM, and the Classic Computing Shield. Jack's at 25% of his goal after just launching today. Very nice.

I already own an original Papilio and a Papilio Pro. This one sounds like a great addition to my set.

If you're interested in exploring the worl of FPGAs, I highly recommend one of Jack's Papilo boards.

<<   <   Page 2 / 2
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed