Breaking News
Blog

Qualcomm Calls for Monolithic 3D IC

NO RATINGS
2 saves
View Comments: Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
docdivakar
User Rank
Manager
Re: Qualcomm Calls for Monolithic 3D IC
docdivakar   6/19/2014 4:54:51 PM
NO RATINGS
@chipmonk: I like your statement "amateurs getting too excited with PowerPoint engr!" For the most part, it has been like that. There are however some products that are seeing some commercial success (like Samsung's memory products). Perhaps some one from Samsung can share something here on the cost reduction roadmap for TSV-based products in the future.

As far jumping on Qualcomm's bandwagon on monolithic IC and going along for the ride, there are definitely risks involved (as seen by some who rode Q's TSV bandwagon in the past! Javelin any one?!!)

MP Divakar

chipmonk0
User Rank
CEO
Re: Qualcomm Calls for Monolithic 3D IC
chipmonk0   6/19/2014 3:59:01 AM
NO RATINGS
most always its technology challenge that raises the cost of using it. for the most part the most common process flow & materials for TSVs have been stuck in a blind alley - a consequence of amateurs getting too excited with PowerPoint engr.

Or_Bach
User Rank
Rookie
Re: Qualcomm Calls for Monolithic 3D IC
Or_Bach   6/19/2014 3:50:30 AM
NO RATINGS
The question regarding cost reduction for monolithic 3D is a good one. We have devoted a section on the MonolithIC 3D web site to present it, titled - 3D-IC Edge - http://www.monolithic3d.com/3d-ic-edge1.html. I believe you will enjoy reading it and I hope to get inputs for additional advantages.

The 3D NAND, which is now in mass production, is a good example for the cost reduction enabled by monolithic 3D, as multiple layers are simultaneously processed providing road map for cost reduction by scaling up.

resistion
User Rank
CEO
Re: Qualcomm Calls for Monolithic 3D IC
resistion   6/19/2014 3:33:45 AM
NO RATINGS
Not sure how the monolithic 3D IC constitutes cost reduction, in the sense of original Moore's law scaling.

resistion
User Rank
CEO
Re: 20nm cost
resistion   6/19/2014 3:20:47 AM
NO RATINGS
Yes most sources are along the lines of the fourth picture. In the third picture, they have 22/20 as the last node. That would only make sense if they had only a few mask adders for double patterning, or if they had relaxed design rules to begin with (but using the most advanced transistors).

Or_Bach
User Rank
Rookie
Re: Qualcomm Calls for Monolithic 3D IC
Or_Bach   6/18/2014 9:55:22 PM
NO RATINGS
Thank you for the support. I agree that TSV has the potential to reduce significantly the off chip interconnect and accordingly provide are real reduction in power and increase of speed for most system out there. It also seems that the slow adaption of TSV is not due to technology challenge but rather the high cost associated with it.

But this has very little to do with monolithic 3D as those technologies complement each other rather. I believe that there is clear evidence out there that the interest in monolithic 3D is not the result of issues with TSV but far more with issues with dimension scaling. Dimension scaling while still going on had stopped providing the traditional cost reduction it once did. The delays in EUV make it clear that these are not a short time hick-up but rather a paradigm shift. 

It is clear to me that the industry need to put far more efforts behind monolithic 3D as continuation of cost reduction would be critical for the industry ability to  fulfill the promise of the emerging market of IOT and wearable.  

chipmonk0
User Rank
CEO
Re: Qualcomm Calls for Monolithic 3D IC
chipmonk0   6/18/2014 9:33:06 PM
NO RATINGS
Zvi what do you think TSV based 3-d stack does to RC delay off chip ? Just the same as on - chip and this is really the main driver for using TSVs in the context of SoC - DRAM combinations

French Govt. funded LETI too started with using TSVs to integrate SoC s to DRAM. After buiding and evaluating some simplified TVs including using a SoC of their own design, they too have backed off and then just a couple months back ( soon after Samsung started reporting their 3-d NAND ) started publicizing a change in direction to monolithic 3-d stacking of transistors.

If you have following reports in EE Times etc. its only after that QualComm started showing interest in 3-d stacking of transistors perhaps even for some super - large SoC of the future with zillion cores.

If you are privy with any actual support by Qualcomm of the recently initiated LETI R&D on monolithic 3-d stacking of transistors as you claim, then pray share it with the rest of us.  

We of course wish your own company such windfall for your own R&D.

Or_Bach
User Rank
Rookie
Re: Qualcomm Calls for Monolithic 3D IC
Or_Bach   6/18/2014 7:04:08 PM
NO RATINGS
1. As qualcomm clearly stated the call for monolithic 3D has nothing to do with TSV and it is driven by the escalting cost and RC associated with dimension scaling.

2. Qualcomm did announce that they support CEA Leti monolithic 3D efforts. So they do "foot the R&D bill" - at least some of it.

chipmonk0
User Rank
CEO
Re: Qualcomm Calls for Monolithic 3D IC
chipmonk0   6/18/2014 6:01:40 PM
NO RATINGS
This just confirms that Qualcomm's own effort to do 3-d stacking of chips using TSVs has bombed out. So now they want to switch horses to stacked transistors. The question is who is going to foot the R&D bill ? The fabless wonders have made themselves very attractive to Wall St by using technology developed by IDMs in the US which then "diffused" to off shore Foundries through various "channels". Are fabless chip vendor like QCOMM going to subsidize any of the R&D for 3-d stacking of xsistors ? Is Wall st. going to let them ?

docdivakar
User Rank
Manager
Re: Qualcomm Calls for Monolithic 3D IC
docdivakar   6/18/2014 3:29:40 PM
NO RATINGS
Regarding the statement ""Mobile is becoming a centre of gravity for the user...," it is true to a large extent but not quite the complete picture. More rigorous computing and storage is at the cloud layer for these types of mobile-centric use cases. Therein, M3D makes more sense in mobiles than in those in servers and switches at the cloud layer. Nonetheless, if M3D progresses to a state where it is cost-competitive and yields are proven, there is definitely opportunities for fabless / IDM companies to innovate. But I see this as still way out in to the future. In the interim, 2.5D/3D stacking is here to stay!

MP Divakar

Page 1 / 2   >   >>
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll