Breaking News
Efficient Buildings to Be 100% Sensed
7/10/2014

< Previous   Image 2 of 2   

IPOS developers Luigi Gentile Polese (left) and Larry Brackney 
show the essential parts of the IPOS -- 
the microprocessor and the camera. (Source: DOE Pulse; Photo credit: Dennis Schroeder)
IPOS developers Luigi Gentile Polese (left) and Larry Brackney
show the essential parts of the IPOS --
the microprocessor and the camera.
(Source: DOE Pulse; Photo credit: Dennis Schroeder)

< Previous   Image 2 of 2   

Return to Article

View Comments: Newest First | Oldest First | Threaded View
Sheetal.Pandey
User Rank
Author
Re: Irony of energy savings
Sheetal.Pandey   7/14/2014 4:39:07 AM
NO RATINGS
This is good if buildings are 100% sensed. It can have lots of positive effects on energy saving, it can also avoid many hazardous situations.

resistion
User Rank
Author
Irony of energy savings
resistion   7/12/2014 1:59:55 AM
NO RATINGS
These sensors of course, also consume power and energy. In total, their effect is not negligible and should be weighed against the energy being saved otherwise.

_hm
User Rank
Author
Anything in excess is not good
_hm   7/11/2014 10:58:29 PM
NO RATINGS
This looks like overkill of building. Anything in excess is bad. Do you really need them so much? It is looks like madness and overall effect not at all green.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed