Breaking News
Blog

Menta's Embedded FPGA Fabric for SoC Designs

NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
ChristophZ
User Rank
Rookie
Heavy stuff
ChristophZ   7/11/2014 2:08:42 AM
NO RATINGS
Thanks for writing this great article.

I was not aware, that there is a vendor for configurable embedded FPGA fabrics.


I think this is great, for several reasions.

For academic use where all this "what if" games are great to play with.

We've seen the Virtex2pro and now the Zinq idea of a FPGA with extensible processor (adding special purpose instructions etc.) which gives great flexiblity and potential performance boost. But it is expensive and a lot of people don't need gib FPGAs, they would prefere a great and fast microprocessor with some FPGA part.

In a lot of current designs there are only a few big digital chips in it (the rest is mixed signal or only analog). But there is still need for some glue logic and special requirements. Would be nice to include that part also to the main processor (where all the data ends anyways).

For us FPGA designers, there will be more work and fun for us :-)

Peer Schmitt
User Rank
Rookie
ADICSYS FPGAs
Peer Schmitt   7/11/2014 5:31:03 AM
NO RATINGS
Hi Max.
In order to make the diagram more complete (last branch to the right), check us out at www.adicsys.com. ADICSYS has been designing and distributing embedded FPGAs and customized solutions implying generic RTL programmability for a few years now, not to mention our past FPGA activities.
It is interesting to hear that Menta seems successful. Someone once told me that when there is competition, there are opportunities. So I take it as a good sign! Our approach is rather different and I do have a few questions about the pertinence of the described process, but this is probably not the place to start a strategic discussion ;-) .
In the end, users will see more FPGA features of one kind or another on a wider variety of chips.

alex_m1
User Rank
CEO
Re: ADICSYS FPGAs
alex_m1   7/11/2014 6:39:28 AM
NO RATINGS
@Peer/Peter?/Max


This technology is interesting. Are there examples of real life products using it (except of ones by big FPGA companies) ?

Garcia-Lasheras
User Rank
Blogger
Shame on me!
Garcia-Lasheras   7/11/2014 7:36:16 AM
NO RATINGS
@Max: I can't believe that this is the first time I read about Verific HDL parsers... too bad for a skilled FPGA designer :-(

By the way, I was taking a look to the Verific Design Automation web site and I've discovered they have quoted this blog in his front page!!

Garcia-Lasheras
User Rank
Blogger
eFPGA for ISM
Garcia-Lasheras   7/11/2014 7:45:41 AM
NO RATINGS
I agree in that embedding FPGA as a companion peripheral inside a SoC is going to be one of the future trends to follow.

As a quick example, I can imagine the use of this technology in order to implement flexible industrial field bus interfaces. TI is already embedding a kind of programmable state machine real-time units is some of its SoCs (e.g. the Sitara AM335X family) that can be used to implement PROFIBUS, EtherCAT, PROFINET... I'm sure that a little FPGA core could be a killer-app in this arena!

Max The Magnificent
User Rank
Blogger
Re: Heavy stuff
Max The Magnificent   7/11/2014 9:24:29 AM
NO RATINGS
@ChristophZ: In a lot of current designs there are only a few big digital chips in it (the rest is mixed signal or only analog). But there is still need for some glue logic and special requirements.

Very (very) often, an SoC is accompanied by an FPGA that can be used to implement changes or problems or things that were left out of the original spec -- it really makes sense to me to include one or more chunks of FPGA fabric in the middle of the SoC.

Max The Magnificent
User Rank
Blogger
Re: ADICSYS FPGAs
Max The Magnificent   7/11/2014 9:27:43 AM
NO RATINGS
@Peer: In order to make the diagram more complete (last branch to the right), check us out at www.adicsys.com. ADICSYS has been designing and distributing embedded FPGAs and customized solutions implying generic RTL programmability for a few years now, not to mention our past FPGA activities.

Thanks for this info -- why haven't you contacted me before? LOL

Email me at max.maxfield@ubm.com and maybe we can set up a briefing where to bring me up to date with everything you are doing so I can write a column and spread the word :-)

Max The Magnificent
User Rank
Blogger
Re: ADICSYS FPGAs
Max The Magnificent   7/11/2014 9:30:19 AM
NO RATINGS
@alex_m1: This technology is interesting. Are there examples of real life products using it...

Until I get to talk with Peer, I'll ask him to answer this

Max The Magnificent
User Rank
Blogger
Re: Shame on me!
Max The Magnificent   7/11/2014 9:31:14 AM
NO RATINGS
@Garcia: I can't believe that this is the first time I read about Verific HDL parsers...

You never asked me :-)

Max The Magnificent
User Rank
Blogger
Re: Shame on me!
Max The Magnificent   7/11/2014 9:31:50 AM
NO RATINGS
@Garcia: By the way, I was taking a look to the Verific Design Automation web site and I've discovered they have quoted this blog in his front page!!

Happy Dance!!! :-)

Page 1 / 2   >   >>
Radio
NEXT UPCOMING BROADCAST
How to Cope with a Burpy Comet
October 17, 2pm EDT Friday
EE Times Editorial Director Karen Field interviews Andrea Accomazzo, Flight Director for the Rosetta Spacecraft.
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll