Breaking News
Blog

Silicon 60 Reveals Shifts in Technology Focus

NO RATINGS
Page 1 / 3 Next >
View Comments: Newest First | Oldest First | Threaded View
Susan Rambo
User Rank
Author
Re: We want to see more articles by Peter Clarke
Susan Rambo   7/21/2014 10:00:40 PM
NO RATINGS
I couldn't agree with you more that Peter Clarke is one of the best.

docdivakar
User Rank
Author
Re: Silicon 60 Reveals Shifts
docdivakar   7/18/2014 12:38:50 PM
NO RATINGS
Hi Peter, you correctly note that "cost of designing a digital chip at the leading-edge has gone up exponentially" and further "...analog and mixed-signal ICs, power and power management, image sensors, MEMS sensors, materials, wireless communications, EDA, and IP cores, the costs are much lower, and the time to money is much shorter..."  You are quite correct in your observations but it has not translated into investment activities these days.

Silicon Valley still has not seen significant funding for MEMS startups, for example. And investments in EDA has come to an almost full stop! Some of the saving graces seems to be startups in wireless and SoC's for IoT.

We in Silicon Valley wonder why it is called so now a days! It is more a "Software Valley" these days.

MP Divakar

chipmonk0
User Rank
Author
We want to see more articles by Peter Clarke
chipmonk0   7/18/2014 8:54:20 AM
NO RATINGS
in the US version of EE Times. He is one of the best.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed