Breaking News
Blog

FPGA Design: Faster Runtimes & Increased Productivity

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
KarlS01
User Rank
Author
8 input LUTs and early synthesis
KarlS01   1/20/2016 2:27:46 PM
NO RATINGS
It is time to step back and think about doing logic design before sy thesis.  Also inserting regiisters for timing closure increases the number of control lines for the added registers so optimization may not be important.  FPGAs do logic with LUTs, not gates.

There are several things to consider before the design will benefit from synthesis optimization.

So the time spent on synthesis could better be spent on functional verification even before HDL/RTL is created.

jmallett
User Rank
Rookie
Re: Design Help
jmallett   1/20/2016 1:13:10 PM
NO RATINGS
You can start with the whiteppaer that discusses this topic and can be found at:

https://www.synopsys.com/cgi-bin/proto/pdfdla/pdfr1.cgi?file=distributed-synthesis-wp.pdf

 

cmp138
User Rank
Rookie
Design Help
cmp138   1/14/2016 8:50:05 PM
NO RATINGS
Dear Joe, How does an FPGA Design engineer learn to use the Distributed Synthesis feature of Synplify ? Any help document or user guide to kick start the process ? Thanks.

Best Rgds

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed