Breaking News
Blog

Circuit Design in FinFET Technologies: Evolution or Revolution?

NO RATINGS
< Previous Page 2 / 2
View Comments: Newest First | Oldest First | Threaded View
Daniel Payne
User Rank
Author
Re: FinFET Graphic Renderings
Daniel Payne   1/20/2014 7:58:21 PM
NO RATINGS
This article shows a comparison of current flow between planar CMOS and FinFET devices: http://www.realworldtech.com/intel-22nm-finfet/

CC VanDorne
User Rank
Author
FinFET Graphic Renderings
CC VanDorne   12/6/2013 3:56:17 PM
NO RATINGS
I love the graphic renderings of these FinFETs.  Has anyone seen a resource that shows these next to a traditional 2D design, complete with explanation of how electrons flow in both designs?  That way a non-device designer can see exactly what it is that makes these FinFETs advantageous?

Thanks.

Carey.Robertson
User Rank
Author
Re: FD-SOI easier?
Carey.Robertson   12/2/2013 5:36:37 PM
NO RATINGS
From a stictly designer perspective, yes, I think FD SOI has advantages because it allows the freedom and flexibility of a planar or 2d process.  This is especially attractive to analog designers who are looking to create very custom devices and optimize for timing, frequency, noise, etc.

The profit
User Rank
Author
Evolution
The profit   12/2/2013 12:44:09 PM
NO RATINGS
FinFETs just quantize the size of transistors and to make them manufactureable the fin pitch and poly pitch need to be pretty much fixed.

The thing I think the foundaries are missing is planar devices for analog circuits that do not translate well to FinFET.  They should be able to do it the same way traditional CMOS processes can have bipolar devices.  While die area for planar circuits would be bigger, it would make the process more flexible and give designers a stepping stone between planar processes and full FinFET design.

Charles.Desassure
User Rank
Author
Learning Curve
Charles.Desassure   11/28/2013 10:58:08 PM
NO RATINGS
Well, with everything else, FinFET technologies  will have to stand the test of time to see if it can reduce costs, if it is reliable, and if it can support the many devices that are on the market.  If it can, the learning curve for FinFET technologies will not be a problem for designers.

Adele.Hars
User Rank
Author
FD-SOI easier?
Adele.Hars   11/28/2013 1:16:18 PM
NO RATINGS
Interesting post, Carey. Do you think, from the designer's perspective then, FD-SOI would be easier? 

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed