Breaking News
Blog

3D Stacks Need Lower Costs, Broader Backing

NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
<<   <   Page 2 / 2
HBR1
User Rank
Rookie
Re: Those who Know
HBR1   12/1/2013 5:05:52 PM
NO RATINGS
Hi Gil, thanks for your input! I fully agree with your "Those who know don't say".

It reflects exactly what I see. Sorry, I have to be brief here, otherwise I may fall into the other category...Herb

HBR1
User Rank
Rookie
Re: Why Intel is not backing
HBR1   12/1/2013 5:22:32 PM
NO RATINGS
You are right! Intel is in the camp that wants to include memory management in their SoCs and processors, therefor prefer the HBM (high-bandwidth memory) concept.

I see both HMC (hybrid memory cube) supported by the 100+ member companies of the HMC Consortium, as well as HBM being used to add large amounts of memory close to processors, to break down the "Memory Wall" by significantly reducing latency and increasing bandwidth by a magnitude or more.  

By the way, JEDEC just published the HBM spec in a very detailed document. You can review or download it from their website.

Deails about the HMC are available from the HMC Consortium. 

BillM210
User Rank
Rookie
3D Stacks vs ASIC
BillM210   12/1/2013 6:10:28 PM
NO RATINGS
When ASICs first came out, many designs were quickly converted from PCB/TTL into single ASIC chips.    These were really not complex nor large designs.  As new silicon nodes were released, the doubling of gates quickly allowed large system on chip designs with cpu/dsp processors, lots of memory and control logic.  But by the time SoC's were developed, all had grown accustomed to the ASIC development flow. 

Many continue to talk about 3D Stacks which is a huge step function in business and technical complexities while it appears that many are overlooking the 2.5D/interposer as a very viable solution with significant benefits in area, power, performance, cost, etc.  Buidling confidence and success stories with 2.5D solutions (like Xilinx, Global Foundries/Open Silicon/Amkor, etc) might be the fastest method to accelerate 3D TSV. 

<<   <   Page 2 / 2
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.