SmartFusion mixed-signal FPGAs include a hard ARM Cortex-M3 microcontroller core, so this course will be of interest to a wide audience...
Remembering that Microsemi's SmartFusion mixed-signal FPGAs include programmable digital fabric, programmable analog fabric, and a hard ARM Cortex-M3 microcontroller core, this course (which is to be held March 8-9, 2012) will be of interest to a wide audience…
I actually took this course myself around a year ago, and my head is still buzzing with everything I learned. Anyway, I just heard that the folks from Microsemi will be offering another FREE two-day training course on designing with their SmartFusion customizable system-on-chip (cSoC) in March at its Microsemi SoC Products Group offices in San Jose, CA (live online training also available).
The official course description is shown below. Click Here to register.
Designing with SmartFusion is a 2-day class for FPGA designers, embedded designers and firmware engineers who are designing with Microsemi's SmartFusion mixed signal FPGAs. This class describes the SmartFusion architecture, including SmartFusion microcontroller subsystem (MSS), analog compute engine (ACE) and FPGA fabric along with the software tools and design flows for implementing SmartFusion designs. Hands-on lab exercises targeting the SmartFusion Evaluation kit are included to provide practical applications of the material presented.
- Development with and understanding of the SmartFusion architecture details
- Development with and understand of the SmartFusion design flows to quickly implement SmartFusion applications
Students should have a basic understanding of the Microsemi ProASIC3 flash-based FPGA architecture. Students who are unfamiliar with ProASIC3 architecture should attend the Designing with ProASIC3
training class.Course Requirements
Day 1: SmartFusion Microcontroller Subsystem
- Experience with PCs, Windows operating system, Microsemi Libero SoC toolset and software development tools, such as SoftConsole, Keil or IAR, are recommended.
(Intended for all engineers who are implementing SmartFusion designs)
Day 2: SmartFusion FPGA Fabric Interface
- SmartFusion MSS architecture
- SmartFusion MSS I/Os
- SmartDesign MSS configurator
- Firmware drivers and sample projects for SoftConsole, Keil and IAR toolchains
- Hands-on labs
(Intended for engineers who want to implement logic in the SmartFusion FPGA fabric)
- SmartFusion FPGA fabric resources and fabric interface
- SmartFusion digital I/Os
- Adding user logic in SmartFusion designs
- Microsemi Libero SoC design flow for SmartFusion
If you found this article to be of interest, visit Programmable Logic Designline
where you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).