This is the second in the series of what to see at DAC blogs. It includes listing about the demos that companies will be showing in the area of design above RTL...
Several weeks ago, I asked companies to send me information about the demos that would be showing at DAC this year. I am pleased to say that many companies responded. I hope you find this better than another list of what you must see at DAC, instead, you can be guided by some real information that may actually be helpful in planning your trip around the show floor. Companies that did not get information to me, feel free to add your information by placing a comment on this article.
Click here for a list of verification demos.
SpyGlass Lint and more: Atrenta will demo the full spectrum of capabilities from the SpyGlass linting tool. They will also explore their new Advanced Lint capability, which includes FSM checks, dead code checks and a unique cyclomatic complexity analysis.
SpyGlass Power: Atrenta will demo their complete power management and optimization flow. Power estimation, verification, and advanced reduction, including autofix and sequential equivalency checking will all be shown.
Catapult Platform - This session overviews the Calypto ESL design flow -- Catapult for high-level synthesis and SLEC for sequential formal equivalence checking, which together reduce the overall design and verification effort. Catapult is a production proven SystemC/C++ high-level synthesis solution, and when coupled with SLEC provides a complete ESL hardware implementation flow. This session highlights key topics such as language abstraction, control-logic synthesis, ECOs, verification flow and interplay with TLM platforms.
Socrates Bitwise manages HW/SW register, memory-map and interface definitions for IPs, subsystems or SoCs and provides a single-source specification enabling auto-generation of the views required for design, verification, software and integration teams. Existing and new IP are easily handled with an environment that supports architectural planning, IP import, IP creation, and view generation.
Socrates Weaver is a tool for IP integration. The rules-based integration methodology employed by Weaver maximizes the potential for IP, subsystem and system reuse. Rules are high-level specifications of integration intent that are synthesized to create the low-level connections. Because of the high level of abstraction, a single rule can result in hundreds, or even thousands, of individual correct-by-construction connections.
Socrates Spinner - Modern SoC devices typically support multiple static and dynamic operating modes. This can result in thousands of top-level signals that need to be mapped to hundreds of I/O pins according to the target application. Socrates Spinner manages this increasingly complex area by specifying and auto-generating all of the logic associated with the chip I/O layer.
Socrates Sequencer - SoCs and their associated IPs contain metadata used by multiple project stakeholders operating within different domains. Sequencer allows for the formal capture of sequences relating to accesses of memory mapped elements such as registers and bitfields and the constraints between these. The sequence information is stored alongside the IP metadata and can be used to auto generate operational and verification sequence views. The sequencing language extracts the formal description of the hardware/software interface in order to allow a large array of collateral generation such as: documentation; processor based system verification test cases and constraint checker code; HVL assertions, constraints and sequences; firmware hardware access layer API and implementation.
Forte Design Systems
Cynthesizer™ High-Level Synthesis is used by design teams who want to reduce time-to-market pressures by designing at a higher level of abstraction and need substantial improvements in circuit size and power. Forte’s synthesis technology and intellectual property offerings allow design teams creating complex electronic chips and systems to reduce their overall design and verification time. At DAC, Forte will demonstrate an ARM-based image processing system with control- and datapath-type blocks highlighting complex hierarchy, custom TLM interfaces and other advanced features.
Product: CellMath Floating Point IP is used by leading graphics providers in more than 100-million mobile devices worldwide. With Forte’s Floating Point IP, designers get a high quality of results for area and performance from RTL or from SystemC.
Ascent Lint includes smart rules that perform syntax and semantic checks for today’s complex System-on-Chip (SoC) designs. The demonstration of Ascent Lint will feature its fast execution, ease-of-use and reduced rule-set to deliver comprehensive analysis.
provides leading-edge solutions to accelerate embedded software and firmware development. Its patented device-driver generation technology provides a 10x productivity boost by synthesizing driver code from specs, enabling silicon providers and system vendors to ensure timely delivery of the necessary OS ports and board support packages (BSPs). The programmatic spec capture can be leveraged to define a common pre-silicon to post-silicon validation methodology to streamline verification, lowering R&D cost. Vayavya Labs was recently included on the EE Times Silicon 60. They will demonstrate their Accelerated BSP Development methodology, featuring device-driver synthesis, as well as their System-Level Validation solution.
Booth #710Brian Bailey
– keeping you covered
If you found this article to be of interest, visit EDA Designline
where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you).