United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 
Read More EE Times Blogs
Communications
Computing
Consumer
Crosstalk
Going Global
OJO-Mojo Tech Report
Semiconductors
Main Blog Page
Smart RSS Button Syndicate this site
 
Read More Trusted Sources Blogs Brains and Machines
harry . . . the ASIC guy
Linley Chips In
Morry Marshall
SemiconDr
SemiSerious
SKMurphy
Sramanamitra.com
The Weekly Riff: Technically Not a Blog
Smart RSS Button Syndicate this site


Search Blogs

Recent Entries

Submit an EE Times Blog to:
Digg
Slashdot

IMEC puts 10-nm interconnects in true perspective
At last week's tech fest at the IMEC research facility in Belgium, we were given an update on the technologies, processes and design techniques that will get us to 10-nm interconnects. But one slide hits hard and shows just what 10 nm really means.

Patrick Mannion
Patrick Mannion
Editor in Chief, TechOnline

From low-k dielectrics and airgaps, to advances in barrier/seed technology and mitigation of electromigration through better interface control, it's clear that IMEC's ambitions are big, and well matched to its capabilities (download full PDF of presentation here).

However, it struck me just how many of us take this progression to 10 nm for granted. It's almost assumed that we'll get there, sooner rather than later, without too much thought as to the true realities of that achievement. But how do you put it in perspective?

For example, to say 10 nm is small, really small, just doesn't cut it. I could augment small with more hyperbolic adjectives like infinitesimally small, microscopic, miniscule, minute. But let's face it, they fall flat.

Thankfully, help was at hand. In his opening remarks for the event, IMEC's president and CEO Luc Van den hove provided the solution, in graphical form. Here it is below (click on it to enlarge it). Enuff said!

Click on image to enlarge.


Posted by Patrick Mannion on Oct 12, 2009 02:40 PM in DesignScape



This is a public forum. United Business Media and its affiliates are not responsible for and do not control what is posted herein. United Business Media makes no warranties or guarantees concerning any advice dispensed by its staff members or readers.

Community standards in this comment area do not permit hate language, excessive profanity, or other patently offensive language. Please be aware that all information posted to this comment area becomes the property of United Business Media and may be edited and republished in print or electronic format as outlined in United Business Media Terms of Service.

Important Note: This comment area is NOT intended for commercial messages or solicitations of business.


 



CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
All White Papers »   


Education and
Learning


Learn Now:













  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About