United Business Media EE Times
Search

Home Latest News Semiconductors Market Intelligence Unit Forums EETimes Europe TechOnline New Products Careers Blogs Subscriptions Media Kit Contact Webinars RSS




 


Posted: May 19, 1998

Spec language released; Xilinx tweaks PCI core

Memory-modeling software company Denali Software Inc. (Palo Alto, Calif.) has introduced a specification language called Specification of Memory Architecture (SOMA), which the company designed to simplify the design of memory architectures and enable distribution of memory components and cores across the Internet and Web.

When used with Denali's Memory Modeler tool, SOMA allows semiconductor vendors and designers to port memory-component or core libraries to all simulation and verification environments.

"The new language enables semiconductor vendors to create one description format to satisfy the requirements of all memory designers," said Sanjay Srivastava, Denali's president and chief executive officer. "In addition, they can do so regardless of what simulation or verification environment they are using."

Memory Modeler users needing a new memory model can go to a semiconductor vendor's Web site and download the SOMA spec data sheet for the component. Srivastava said the language is "Web-centric" and lets users gain instant access to memory-component and core libraries.

So far, Motorola, IBM and AMD have adopted SOMA and offer SOMA-format memory models on their respective Web sites: http://www.chips.ibm.com/products/memory, http://www.mot.com/SPS/FastSRAM/productupdate/burst.html, http://www.amd.com/products/nvd/tools/fusion/20107.html.




Xilinx Inc. (San Jose, Calif.) will announce its LogiCore PCI32 core for the Spartan device family and the PCI32 design kit at this week's PC Developer's Expo (San Jose).

The core is included in the new PCI32 design kit with a PCI prototyping board from Virtual Computer Corp., reference drivers for Windows 95/98/NT, and development tools from Vireo Software Inc.

The LogiCore PCI32 is a 32-bit, 33-MHz PCI master and slave interface. The company claims designers can implement the PCI core, one or more high-speed FIFOs through the Xilinx SelectTram feature and the user logic on the same chip.

The PCI core, available in Xilinx net-list, occupies 45 percent of a 30,000-gate Spartan device, such as the XCS30. The core and kit will be available in June. The design kit is priced at $8,995.




Mixed-signal core vendor SiPCore Inc. (San Jose) has signed a licensing agreement with LSI Logic Corp. (Milpitas, Calif.) that will allow the semiconductor company to integrate SiPCore's series of data converter-based macrocells into its core portfolio.

According to the company, the new technology, targeted for communications and consumer applications, is designed for LSI Logic's 2.5-V G11 0.18-micron process technology.

Last December, the companies jointly announced the availability of the data converter-based macrocells for LSI Logic's 3.3-V G10 0.25-micron process technology.

Edited by Michael Santarini.

To view other columns

  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe

 
CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
10 Search Engines You Don't Know About
Go beyond Google and get vertical. These specialized search sites will help you find the business information you need -- fast.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 

FEATURED TOPIC



ADDITIONAL TOPICS












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|  Digital|  Mobile
Network Websites
International
Network Features



All materials on this site Copyright © 2008 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Your California Privacy Rights | Terms of Service | About