United Business Media EE Times


Search

HOMELATEST NEWSSEMICONDUCTORSMOST POPULARMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSS

 

Building system-on-a-chip designs

By Richard Goering and Peter Clarke

Strides in systems-on-a-chip design are compelling the semiconductor and EDA industries to overhaul design methodologies, tools and even business and legal models as engineers struggle to shrink the contents of today's printed-circuit boards onto tomorrow's silicon substrates. In this report, EE Times looks at three major aspects of systems-on-a-chip design and their effect on designers and tool developers.

First, system-level definition must be carried out with more rigor and organization than in the past. The emerging System-Level Design Language (SLDL) will help with that effort, as will nascent technology in hardware/software codesign and DSP algorithmic design.

The second aspect is the creation of reusable intellectual-property (IP) blocks, or "block authoring." Large system-design companies are inventing new organizational structures and standards to achieve design reuse. Synopsys Inc. and Mentor Graphics Corp. have co-authored a "Reuse Methodology Manual" to help designers with block authoring.

Third is the assembly of existing IP blocks, or "block integration." An "integration platform" can help define the hardware and software architectures into which the blocks must fit. Software debugging for embedded cores and design reuse through layout migration are two challenges for block integrators.

A final point to remember is that systems-on-a-chip may involve far more than just digital logic. Therefore, this report also examines special considerations for mixed-signal blocks and for micro electro mechanical systems (MEMS) on system-level chips.

 

  • Revolutional design change yields better ASICs (11:45 p.m., EDT, 6/5/98)
  • What does it mean to have "reusable IP"? (11:45 p.m., EDT, 6/5/98)
  • Felix rounds up seven players for methodology game (11:45 p.m., EDT, 6/5/98)
  • Embedded cores look to on-chip ICE to get debugged (11:45 p.m., EDT, 6/5/98)
  • Appilcation-centric design prompts productivity boost (11:45 p.m., EDT, 6/5/98)
  • In-house design reuse isn't a piece of cake (11:45 p.m., EDT, 6/5/98)
  • Virtual component challenge solved (11:45 p.m., EDT, 6/5/98)
  • Single-chip solution results from retargeting design (11:45 p.m., EDT, 6/5/98)
  • SLDL attempts to address system design (11:45 p.m., EDT, 6/5/98)
  • Hearing instruments become core-centric (11:45 p.m., EDT, 6/5/98)
  • Two view the 'Reuse Methodology Manual' (11:45 p.m., EDT, 6/5/98)
  • Microsystems pose unique challenges (11:45 p.m., EDT, 6/5/98)

     

    DAC homepage
      Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
  •  
    CAREER CENTER
    Ready to take that job and shove it?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    10 Search Engines You Don't Know About
    Go beyond Google and get vertical. These specialized search sites will help you find the business information you need -- fast.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

     

    FEATURED TOPIC



    ADDITIONAL TOPICS












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features



    All materials on this site Copyright © 2008 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Your California Privacy Rights | Terms of Service | About