
Penetration of Verification IP
Brian Bailey
DRC debugging challenges in AMS/custom designs at 20 nm
Srinivas Velivala, Mentor Graphics

Semi market contracted in 2012
Brian Bailey

EDA/IP weekly roundup – May 22nd 2013
Brian Bailey


Preparing for DAC: Technical panels
Brian Bailey

























