Intel processor outperforms Nvidia, Qualcomm, Samsung
post comment
87 comments
Link synchronization and alignment in JESD204B: Understanding control characters
Creating highly reliable FPGA designs
Adding an LCD to your microcontroller application made easy, inexpensive, & fun!
Raspberry Pi online Maker Training Camp now open
Xilinx to test FinFET FPGAs in 2013
post comment
4 comments
Improving power consumption in NFC and HF RFID card detection systems
Prepare yourself for Geek Pride Day (May 25)
post comment
27 comments
World's first field-programmable radio frequency (FPRF) chip
Imperas launches multicore software development tools
All eyes on Zynq SoC for smarter vision
post comment
1 comment
The Programmable Logic Designline is edited by Clive (Max) Maxfield. Here in programmable logic space (where no one can hear you scream) we are interested in anything and everything to do with programmable logic, including FPGAs, CPLDs, CSSPs, PSoCs... along with their associated design and verification tools and flows... Please contact