datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com
Events
UBM Tech
UBM Tech

Design Article

# Charge-Pump Phase-Locked Loop—A Tutorial—Part II

## 7/21/2011 1:14 PM EDT

CPLL Tutorial Cont'd.

Note that (4.23) represents a second-order system, due to the s2  in the denominator of h(s). We will now establish a useful approximation for h(s) by consider the following polynomial.

Therefore, if k >> w1 we can substitute the right hand side of (4.27) for the denominator in (4.23) yielding

Equation (4.28) is a very convenient result because it reduces the 2nd-order loop given by (4.23) into a simple single-pole, lst-order system.

4.4. Loop Bandwidth

The loop-bandwidth determines which input phase jitter will be tracked and which will be rejected or minimized. It is desirable to track low frequency phase jitter on the input clock (i.e., wander) in order to ensure bit timing is maintained in elastic-stores and receive buffers.

From  (4.28)      the -3dB bandwidth is readily seen to be approximately equal to

The associated phase-error transfer function is

From which

4.5. Rate of Closure (Stability)

The rate of closure is defined as the slope of the open-loop gain as it crosses the 0dB axis (Fig. 4-5). A rate of closure of -40dB per decade results in a marginally stable system2, because it consists of two uncompensated poles, each one contributing 90º of phase shift. Recall that for loop stability, the open-loop phase shift must be less than 180º at unity gain (i.e., 0dB). So to ensure stability, a rate of closure of -20dB or less is desirable.

Now consider the open-loop gain given by (4.21) for very low frequencies such that w << K and w << w1. For this case g(s) is proportional to 1/s2.

The double pole at D.C., causes the open-loop gain to start out with a -40dB per decade slope (Fig. 4-5). Equation (4.28) shows that the 0dB axis is crossed at k radians. Thus to ensure stability, the zero in the loop-filter w1 must be less than k.

The ratio α = k/w1 is defined as the damping ratio, which plays a similar role as the damping constant. To ensure stability a damping ratio of at least 4 is typical7

4.6 Peaking and Jitter Accumulation

To ensure stability of the loop, we require k > w1. However, even if the loop is stable the proximity of w1 to k will affect peaking in the closed-loop transfer function and it may be desirable to make w1 much less than k.

In most cases, peaking in the transfer function should be kept to a minimum by controlling the damping ratio α. For example, when cascading a number of PLL's, such as in a chain of repeaters, peaking in the transfer function can cause jitter to accumulate.1, 4, 7

Example:

The magnitudes of the closed-loop gain 20Log|h(s)|, for a PLL with k = 2pi 103 and various damping ratios are shown in Fig. 4-6. As predicted by (4.29) the loop bandwidth is approximately k/2pi.

Fig. 4-6

Consider a single PLL with transfer function h(s). Jitter is contributed at each stage in the chain. The jitter introduced in the kth PLL will propagate through k stages. Assuming the jitter source ¢s(s) is the same in each PLL, then the composite transfer function is 4,7

Example: (4.35)

The magnitudes of the closed-loop gain 20Log|h(s)| for 50 cascaded PLLs is shown in Fig. 4-7.The total mean-squared jitter is proportional to the area under the curves. Notice that decreasing the loop bandwidth k, and/or increasing the damping ratio, α will reduce the accumulated R.M.S. jitter.

Fig 4-7

5. Transient Response

The following sections derive equations for the transient response of the CP-PLL; specifically when a step-change in phase and a step-change in frequency are applied to the input.

5.1. Response to a Step in Phase

The response to a step change in phase ΔØ u(t) is found by multiplying (4.9) and (4.31) yielding

From (4.12) we already know the steady-state phase-error for this case is zero.

The transient response is determined by summing the residues of Øe(s) 9

From which the transient response for a step change in phase of magnitude ΔØe is

If we impose the condition that k >> w1 then the phase-error is closely approximated by

Example:

Given a charge-pump PLL with α = 4 and loop bandwidth of 1 kHz, the transient phase response for a step change in phase of 10 radians is shown in Fig. 5-1. The solid line is exact and corresponds to (5.5), the dashed line is approximate and corresponds to (5.6). The figure confirms the steady-state error is zero.

Fig 5-1

The response to a step change in frequency of magnitude Δw u(t) is found by multiplying (4.15) and (4.31) which gives

The steady-state phase-error is zero, as expected, since the loop-filter has a pole at D.C.

The transient response is determined by summing the residues of Øe(s)

From which the transient response is

If we impose that k >> w1 then the phase-error is approximated by

ARNAV

7/23/2011 5:27 AM EDT

ptvn

8/15/2011 4:31 PM EDT

The article has some transcribing errors that the editor still needs to fix. I can send you a copy of the original article if you like.

Jeff Pattavina

SYakov

3/14/2012 8:46 PM EDT

Hi Jeff,
Could you please send me a copy of the original article.
Sergei.

WKetel

7/30/2011 8:07 PM EDT

Unfortunately it is difficult to save a copy of this to my HDD.

goranisaev

8/4/2011 6:26 AM EDT

Here is a simple way to save a copy of this article:
1. Mark the text of page 1 of the article and copy it.
2.Paste it in an empty .doc file.
3.Mark, copy and paste page 2 and 3.
4. Save the full document to HDD.

ptvn

8/15/2011 4:32 PM EDT

The article has some transcribing errors that the editor still needs to fix. I can send you a copy of the original article if you like.

Jeff Pattavina

dyos_60

4/4/2012 4:24 AM EDT

Hi Jeff

May I have a copy too?

Tx
Pramod