EDA DesignLine Highlights

join the conversation | start a forum

Preparing for DAC: Technical panels

Just in the nick of Tempus

Electromagnetic Interference (EMI) Pt 2

What were they thinking: exhibiting at DAC

Rapid progress in silicon photonics standards

How much of the chip does IP fill?

EDA/IP weekly roundup – May 15th 2013

EDA in the Cloud: OneSpin says your design is secure

Atrenta’s Ajoy Bose: 2nd rising of EDA

Moving to SystemC TLM for design and verification of digital hardware

What were they thinking: Your remains

What will the IP landscape look like in the future

Collection: Intellectual Property (IP)

EDA/IP weekly roundup – May 8th 2013

Sage solving an orphan EDA problem

A consumer reports methodology for IP

A new kind of IP company

Synthesis-aware clock analysis and constraints generation

What were they thinking: Gluteal cleft

Collaborative Advantage: Si2 Celebrates 25 Years at DAC

Adaptive IP is the wave of the future

EDA/IP weekly roundup – May 1st 2013

Sonics and ARM craft agreement

Parasitic extraction in the age of double-patterning

Electromagnetic Interference (EMI)

EDA Design Features

More Design Articles >

Technical Papers

Clock and Reset Ubiquity: A CDC Verification Perspective

Break Through Your ASIC Prototyping Bottlenecks

Ten Things You Should Know about Verification IP

A smart integrated switch cell for well bias low power architecture

10 Ways to Reduce Time in Product Development

More Technical Papers >

Courses and Webinars

Power Architecture Solutions for Industrial Control

Reliability and Qualification of MTP NVM IP from Commercial to Automotive Applications

Fundamentals of Analog Verification

More Courses and Webinars >

Teardowns

CMOS power amplifiers penetrating 3G handsets

Intel's 22-nm process gives MOSFET switch a facelift

More Design Teardowns >

Reference Designs

Quantenna debuts 802.11n 4x4 MIMO wireless video bridge ref design

Quantenna Communications Inc. has debuted a complete reference design based on its QHS600 IEEE 802.11n wireless LAN (WLAN) 4x4 multiple input, multiple output (MIMO) chipset.
Learn more >

Lattice adds over 90 reference designs for PLDs

Lattice Semiconductor Corp. has released more than 90 reference designs optimized for the MachXO and ispMACH 4000ZE PLDs.
Learn more >

More Reference Designs >

Products

Microchip expands 8-bit PIC MCU portfolio with intelligent analog

EFM32 "Wonder Gecko" with ARM Cortex-M4 and FPU

Altera Stratix V GX FPGAs achieve PCIe Gen3 compliance

QuickLogic's camera I/F solution for TI's ARM MCUs & Android Jelly Bean 4.1.2 OS

Aldec's Spec-TRACER for safety-critical FPGA & ASIC designs

Altera to acquire power technology innovator Enpirion

Intilop, Altera deliver unprecedented sub-microsecond full system latency

DCD's DP8051 – even faster and more configurable

Compare the best Solid State Drives with SSDBoss.com

Avnet introduces Xilinx Zynq-7000 All Programmable SoC Mini-Module Plus

More Products >

Commentary

Your chance to win an Exploration & Discovery experience and go behind the scenes at NASA!

Clive Maxfield

Littelfuse's Speed2Design Exploration & Discovery program brings engineers behind-the-scenes at NASA's Ames Research and Johnson Space Centers.

post comment 1 comment last comment Max the Magnificent
This sounds like the chance of a lifetime -- I'd already have entered myself, but I'm not allowed to ...

Mega-cool Camera Lucida app for the iPad

Clive Maxfield

Initially I assumed that this app was for drawing on the iPad screen … I was so wrong!

post comment 1 comment last comment Carolyn Hall Young
The ios Camera Lucida app is an extraordinary and cool tool! I am using it as I work on a painting, ...

Preparing for DAC: Technical panels

Brian Bailey

There are eight panels at DAC this year. Which ones should you attend?

post comment

Achieving inner peace

Clive Maxfield

What does it take to always be cheerful, to ignore aches and pains, to relax without alcohol, and to sleep without the aid of drugs?

post comment 4 comments last comment Max the Magnificent
Well, that's very interesting, but what does it have to do with achieving inner peace? :-)

Video: Dancing Lego

Clive Maxfield

This video involves a Raspberry Pi, five servos, and a bunch of Lego…

post comment

Just in the nick of Tempus

Brian Bailey

Cadence has introduced a new signoff timing simulator that introduces multi-core path-based analysis that they say will provide a 10X performance increase and 3% reduction in pessimism…

post comment

What were they thinking: exhibiting at DAC

Brian Bailey

Every year there are new companies exhibiting at DAC and we all know that most of them will not be back. Here are two very likely candidates for that list…

post comment 8 comments last comment Duane Benson
There was an Embedded Systems Conference a few years back where on of the booths had a genuine T-Rex ...

More Commentaries >

Reader Message Boards

News, Analysis, and Opinion

Microchip’s MASTERs Conference for embedded-control engineers

Altera acquires TPACK; expands OTN solution capabilities

TSMC starts FinFETs in 2013, tries EUV at 10 nm

China Fabless: Allwinner's secret to tablet IC success

Silicon Valley Nation: Memoir's CEO shift, new direction

China, India outspending U.S. in semiconductors

Tensilica acquisition to accelerate Cadence core strategy

Atmel, Exegin to offer wireless smart grid solutions

Energy Micro to showcase cool customer apps at embedded world

More News >

EETimes 40th Anniversary iPad App celebrates the visionaries, technologies, and events which have defined the electronics industry.

Most Popular

1	Arduino board plugs DIYers into the cloud for $69
2	Slideshow: Google I/O puts 7 platforms on parade
3	Qualcomm, Samsung pass AMD in microprocessor sales
4	Teardown: Samsung Galaxy S4
5	ST to deny rivals FDSOI access
6	Could Intel enable $200 Ultrabook?
7	Slideshow: How knockoff nation mastered ecosystem
8	Taiwan reversing brain drain
9	Slideshow: Maker Faire returns to Silicon Valley
10	ST's strategy is a tale of two segments

Launch Box

	EE Times event coverage: Electronica 2012
	185 Million Normalized Electronic Parts
	See what's going on in Munich this year!
	Video Design Ideas
	Visit DesignCon Community and keep the conversation going
	All About Innovation

Signal integrity issues on the rise
Our virtual panel shares eye-opening advice for anticipating, detecting, and mitigating SI problems in faster, increasingly complex designs.
➔ View the latest digital edition of EDN
➔ Design feature: Why your 4.7-uF ceramic cap becomes 0.33 uF
➔ Teardown: Analog rules over digital in noise-canceling headphones
➔ Design Ideas: Two-IC circuit combines digital and analog signals to make multiplier circuit
➔ Tales From The Cube: Nonlinear transmission lines keep developer on the fence
➔ Pulse: The electronic brain gets closer

Meet the Editor

Hi, I'm Brian Bailey and I'm the editor of the EDA DesignLine. If you are interested in submitting a technical article, blog or product announcement, or just want to reach out say hello, you can call me at 503-352-4336 or email me at brian_bailey@acm.org.

Newsletter
A weekly newsletter is available which provides a round up of the latest technical articles, products and news from the EDA sector. Sign up here.

EDA DesignLine Highlights

EDA Design Features

Technical Papers

Courses and Webinars

Teardowns

Reference Designs

Products

Commentary

Recent Comments

Most Commented

Reader Message Boards

News, Analysis, and Opinion

Most Popular

Launch Box