Design Article
Tell us What You Think
We want to know what you thought about this Design. Let us know by adding a comment.
Configurable dividers for SOC / block-level clocking
Prateek Gupta, Priyanka Garg - Freescale
9/4/2012 9:08 AM EDT
Div decode based 2n dividers
The basic RTL of this implementation is as follows
Advantages
The basic RTL of this implementation is as follows
reg postcale_count, next_count
assign postscale_count <= next_count
always (@ posedge clock_in)
begin
postscale_count <= postscale_count + next_count
end
Figure 3. Div decode divider implementation
The
value of postscale_count register is updated on every rising edge of
the input clock that is to be divided. The divided clock can be tapped
from the MSB of the postscale_count register. The value of the next
count register depends upon the division factor.Advantages
- These dividers are the simplest in terms of RTL complexity.
- They generate 50% duty cycle output clocks and do not result in an inherent skew like ripple dividers because the divided clock is always generated at one point.
- These dividers are restricted to 2N division only.
|
|
|
|
|
Navigate to related information