Design Article

IMG1

Clock mesh variation robustness: benefits and analysis

Mallik Devulapalli and Yuichi Kawahara, Synopsys Inc.

6/29/2009 9:31 PM EDT

Circuit delay is increasingly affected by process variations at lower technology nodes.

Variations in the manufacturing process may cause two gates that are electrically identical and in close proximity to significantly vary in delay. Consequently, designers add significant timing margin to safeguard their designs against timing violations.

Clock mesh technology provides uniform, low skew clock distribution and offers better tolerance to on-chip variations (OCV) than conventional clock tree technology. The need to control OCV effects is now driving clock mesh technology to mainstream designs.

This article gives an overview and highlights the benefits of clock mesh technology compared to conventional clock tree methods.


print

email

rss

Bookmark and Share

Joinpost comment




Please sign in to post comment

Navigate to related information

Product Parts Search

Enter part number or keyword
PartsSearch

FeedbackForm