Reference Designs

Quantenna debuts 802.11n 4x4 MIMO wireless video bridge ref design

Quantenna Communications Inc. has debuted a complete reference design based on its QHS600 IEEE 802.11n wireless LAN (WLAN) 4x4 multiple input, multiple output (MIMO) chipset.
Learn more >

Lattice adds over 90 reference designs for PLDs

Lattice Semiconductor Corp. has released more than 90 reference designs optimized for the MachXO and ispMACH 4000ZE PLDs.
Learn more >

Commentary

Why did the wireless network shut down when the production line started up?

Join  post comment  
Are you worried about how much data the government has about you, well don’t worry, because Google has SO much more…

Join  post comment  
Do you recall my recent column “I want robotic balls”? Well, I now have one of my very own (“…my precious, my precious…”)

Join  post comment   5 comments    last comment  Max the Magnificent
Someone coming into this conversation late might wonder just what it is we are all talking about :-)
In addition to demoing their latest FPGAs, the folks from Xilinx will also be discussing stacked silicon interconnect technologies…

Join  post comment   1 comment    last comment  Max the Magnificent
I really think that once embedded designers have started to play with them, new devices like the ...
How does today's do-it-yourself experimenter situation compare to "back in the day"?

Join  post comment   16 comments    last comment  David Ashton
@ "...have you unsoldered a 16pin IC without a fairly specialized setup recently?" A hot air gun is ...
The countdown begins: On Wednesday next at DesignCon 2012 http://www.designcon.com I’ll be moderating a panel comprising four of the sharpest minds in the electronics industry as they explore the cutting edge of technology and what it means for you, the test engineer.

Join  post comment  
...we had a couple of PDP11/70’s ( I remember being told they cost $120,000 each), a PDP11/44, and a VAX 730...

Join  post comment   11 comments    last comment  EREBUS
I started with a then new PDP 11/20 with 16K words of magnetic core memory and a super 64K word hard ...
I am well and truly flabbergasted. I think it’s safe to say that my ‘flabber’ has never been quite so ‘gasted’. I’m also speechless, and that doesn’t happen very often…

Join  post comment   2 comments    last comment  Max the Magnificent
I suppose it would be very naughty of me to mention that I really like their classic leather ...
So, my run of predictions for 2012 is over except for one. This one predicts what the EDA industry will look like, and it sure IS pretty…

Join  post comment   1 comment    last comment  Sharath666
There was an opinion that TSMC would buy Cadence in 2005. Here's the link ...

Opinion: Bug Love

Lewis Sternberg

I love to see the look on fellow DV engineer's faces when I tell them "bugs screw up my productivity"...

Join  post comment   2 comments    last comment  Lewis.Sternberg
Yes, I basically enjoy my job :-) As far as I can tell, designers and DV engineers are about equally ...

Recent Comments

"Something more is needed" seems to be a key-phrase. And nothing about coverage, security and so on. ...
Join  post comment   3 comments
Dishonest fiat monetary/banking system is root cause of 30-plus year manufacturing loss. Vote Ron ...
Join  post comment   105 comments
Do they have it with diffrent option for optical lenses? This may widen applications for this ...
Join  post comment   1 comment

Reader Message Boards

Job offer as Senior FPGA Engineer

By jaranguren on 09.29.2010

Hello, everyone.

Through a personal contact I came across a job offer posting from Accelogic, a Ft. Lauderdale based high technolgy company, on

Join  post comment   5 comments
last comment   12.31.2010  yalanand
I think we should have regular job section where job seekers and job providers can share the info. ...

 

What's new at EE Times

Recommend us:

Follow EE Times:

Ten technologies that will shake the CE world

Download:
Digital Edition
PDF

New!
Building blocks for next-gen consumer devices
TEN technologies that will shake the CE world

Launch Box

EE Times at CES
Video Design Ideas
Want to win an electric car? CLICK HERE

The Programmable Logic Designline is edited by Clive (Max) Maxfield. Here in programmable logic space (where no one can hear you scream) we are interested in anything and everything to do with programmable logic, including FPGAs, CPLDs, CSSPs, PSoCs... along with their associated design and verification tools and flows... Please contact max@CliveMaxfield.com if you are interested in submitting a technical article or a guest blog.

Feedback Form