REGISTER | LOGIN
Breaking News
News & Analysis

TSMC Tips 7+, 12, 22nm Nodes

EUV rolls into 7+nm node in 2018
3/16/2017 11:10 AM EDT
17 comments
NO RATINGS
< Previous Page 2 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
Author
Re: 7+
resistion   3/28/2017 8:48:57 AM
NO RATINGS
Their EUV 1P1E yield must be quite bad if it's comparable to immersion 4P4E yield.

Adele.Hars
User Rank
Author
Re: Oh boy, they poked the bear
Adele.Hars   3/27/2017 12:36:22 PM
NO RATINGS
Look again.
  • vast majority of chips are still at nodes above 28, and new chips for IoT will be lower volumes than the highest volume, high-perf chips people love to cite -- so plenty of volume is up for grabs.
  • got a smartphone? Then you've got an RFSOI chip in it. Wafer technology from Soitec, >20 billion chips shipped, 100% market penetration. Got a car? SOI-based smart/power chips are used by virtually every carmaker on the planet. So yes, they know how to do volume.
  • SOI wafers also made (using Soitec mfg tech) by SEH (the world's largest wafer producer) and Simgui (China)
  • SOI wafer cost is amortized, because the fab needs fewer processing steps
  • FDSOI is hands down winner when you really care about power & leakage (like NXP's new i.MX 7ULP - and that's at 28) and bursts of very high-performance just when & where you need it. Or automotive, where SOI is up to 100x better than bulk in terms of SER.
  • Samsung's 28FDS is shipping in high volume now - they were ready when NXP needed them. GF's ramping this year with 22FDX - and they are already increasing capacity in Dresden by 40% and building a fab for FDSOI in China. But when you're talking about these sorts of chips, many with mid-range volumes, the math is different, so you gotta look at it on a case-by-case basis. Which is right for your IoT chip? 22 or 28? You gotta do the math -- there's no blanket "oh this is faster so it's better" thing going on any more. And if you're going to be integrating RF & analog, FDSOI is way more attractive. Ditto if you're headed for 5G.
  • back-biasing -- it's an old trick you just cannot do in leading-edge bulk - be it FinFET or planar- but you can do with amazing results in FDSOI

Hey, you know, there's an FDSOI tutorial day in April in Silicon Valley -- maybe you should check it out?

emesdoublee
User Rank
Freelancer
Re: Oh boy, they poked the bear
emesdoublee   3/26/2017 1:51:46 PM
NO RATINGS
Over at SemiWiki this guy has this 22 ULP announcements as his number one highlight from the TSMC Symposium. Also, he said that TSMC inserted a comparison slide to 22 FD-SOI. He said the Ion and Ioff currents are right on top of each other.

If the new TSMC 22 ULP is close to 22 FD-SOI in power it will win. SOI wafers are more expensive than normal wafers. They require a bunch of extra processing steps to make them.

https://www.semiwiki.com/forum/content/6676-top-10-updates-tsmc-technology-symposium-part-ii.html

 

double-o-nothing
User Rank
Author
Re: 7+
double-o-nothing   3/26/2017 1:14:39 AM
NO RATINGS
The 7nm already uses 4P4E so it's already in manufacturing right? It is smaller relative mask count increase from 3P3E.

resistion
User Rank
Author
novel resist
resistion   3/24/2017 9:07:44 PM
NO RATINGS
It looks like resist has been an issue for getting down to 30 nm pitch.

rick merritt
User Rank
Author
Re: Oh boy, they poked the bear
rick merritt   3/21/2017 2:45:01 PM
NO RATINGS
Yes ULP is ultra low power

In three hours of presentations I only saw one slide comparing TSMC 22 to GF 22 and it went by too quickly for me to get any detail. Unfortunately TSMC forbids taking pictures.

 

 

emesdoublee
User Rank
Freelancer
Re: Oh boy, they poked the bear
emesdoublee   3/20/2017 9:59:35 AM
NO RATINGS
Right, I understand this is a foundry output number for all foundries. You have to agree this is pathetic volume at 10K wafers per month.

What I would like to know is what is the PPA comparison between TSMC 22 ULP and FD-SOI 22. Did they say this will be similar? If so, FD-SOI 22 is toast.

I assume ULP means ultra low power process?

rick merritt
User Rank
Author
Re: Oh boy, they poked the bear
rick merritt   3/17/2017 1:45:05 PM
NO RATINGS
Gartner means processed wafers from a foundry or IDM, not raw wafers

rick merritt
User Rank
Author
Re: 16 FFC not yet in volume production??
rick merritt   3/17/2017 1:44:04 PM
NO RATINGS
Hmmm, interesting. I can't explain it.

photonic
User Rank
Author
Re: Oh boy, they poked the bear
photonic   3/17/2017 1:24:22 PM
NO RATINGS
Intel should buy them.

Page 1 / 2   >   >>
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed