Embedded chips and embedded systems need to be as defect-free as possible.
This report addresses the testing criteria for embedded systems as well as system-on-chip
(SoC) devices. Verification consumes 70 percent of the resources in a typical chip design cycle.
The ASIC design flow requires verification at each level of abstraction, from architecture to silicon prototype.