Breaking News
News & Analysis

TSMC tips litho roadmap, backs maskless

TSMC tips litho roadmap, backs maskless
2/27/2009 04:00 PM EST
2 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Diogenes1111
User Rank
Rookie
re: TSMC tips litho roadmap, backs maskless
Diogenes1111   3/1/2009 3:23:50 PM
NO RATINGS
Lastly, that Dr. Lin is not a "fan" of imprint lithography because of defects on 1X masks simply doesn't reflect reality. First, 24nm half pitch masks have been produced on commercial mask tools and processing, enabling 24nm HP a full 4 years ahead ot the ITRS. Secondly, with respect to defects, imprint lithography is where immersion lithography was 2 years ago. The immersion defect problems got solved with more resources. So will the imprint defect problem. What is lost in all this is the incredible low cost of ownership of imprint. In this economy, this is clearly what we need.

Diogenes1111
User Rank
Rookie
re: TSMC tips litho roadmap, backs maskless
Diogenes1111   3/1/2009 3:17:27 PM
NO RATINGS
Lithographers around the world owe a debt of gratitude to Dr. Lin for his promotion and support of immersion lithography, a "univeral" solution for all. Sadly, his attempt to ride a second horse into the sunset is badly flawed. Direct write, IF it is a solution to anything, which remains highly questionable, would clearly only be applicable to a very small percentage of IC wafers. To promote this decades old "solution" as universal discredits both Dr. Lin and reasonable advocates of EBDW for prototypes and very small wafer runs.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.