Breaking News
News & Analysis

Intel, Micron take NAND lead, roll 25-nm chip

Intel-Micron regain NAND lead, roll 25-nm chip
1/30/2010 09:00 AM EST
8 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
neoskeptic
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
neoskeptic   2/5/2010 4:53:15 PM
NO RATINGS
NAND scaling already has some serious problems... as the NAND cell shrinks, doing 4b and 3b MLC is becoming much more difficult... Notice that IMF is doing just 2b MLC... Without some breakthroughs in error correcting codes for NAND, we are probably very near the end of NAND scaling (i.e. while it might be technically possible to scale NAND, there will be no economic benefit to scaling NAND)

neoskeptic
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
neoskeptic   2/5/2010 4:47:16 PM
NO RATINGS
Spansion/AMD asymmetric charge trap flash technology does not work at sub 40nm... ask Dr. Hwang, the former CEO of Samsung...

mark.lapedus
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
mark.lapedus   2/3/2010 7:50:18 AM
NO RATINGS
Big question: How long will NAND scale?

mark.lapedus
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
mark.lapedus   2/3/2010 7:49:03 AM
NO RATINGS
My wild guess: 1) I think IMFT will do a die shrink. 2) That will get them to the 21- or 22-nm node. 3) Then, they will do 16-nm or so. Another guess: Over time, I see them doing a charge-trap technology. In doing so, they will buy Spansion to gain the IP. This will give them 16-nm, 12-nm, etc. Long term? I see 3-D, maybe phase-change...

resistion
User Rank
CEO
re: Intel, Micron take NAND lead, roll 25-nm chip
resistion   2/2/2010 12:07:08 PM
NO RATINGS
Does I-M plan to push NAND below 20 nm or will they change to an alternative memory in two years?

george.leopold
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
george.leopold   2/1/2010 10:03:14 PM
NO RATINGS
This from a reader:

I will be watching how fast the ability to make these chips moves to China.

Jeff Mabry

Project Engineer

HayssenSandiacre

markk71
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
markk71   2/1/2010 7:27:20 PM
NO RATINGS
It's 8 GB, i.e. 64 Gb.

ScottenJ
User Rank
Rookie
re: Intel, Micron take NAND lead, roll 25-nm chip
ScottenJ   2/1/2010 4:59:55 PM
NO RATINGS
Mark It looks like something is wrong with your numbers. 167mm2 for an 8Gb MLC Flash is way too big for 25nm technology. Please comment? Thanks Scott

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.