Breaking News
News & Analysis

3-D architecture promises new type of PLD

3/1/2010 11:00 AM EST
5 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
green_is_now
User Rank
CEO
re: 3-D architecture promises new type of PLD
green_is_now   12/20/2012 1:04:24 AM
NO RATINGS
how will this technology be ranked in terms of security with this alway reconfiguring and re-using paradimes?

SOY
User Rank
Rookie
re: 3-D architecture promises new type of PLD
SOY   3/5/2010 2:45:18 PM
NO RATINGS
I'd like to write about architecture side and performance at first. The 3DPLD is probablly same as DPGA (in general, called multi-context FPGA) researched by Prof. A.DeHon (when he was PhD @ MIT, and currentlly he is in Penn Univ) who is one of evangelists of reconfigurable computing. At the same time (maybe 1996-97), Xilinx researcher also proposed time-multiplexed FPGA, moreover, earlly in 90s, Fujitsu got Patent for the multi-context approach. Developping architecture is easy, but how to schedule the context (task) is difficult for dynamically changing the context without deadlock and so on. I remember that some researcher has proposed such "3D placement" that 2D field of programming + time domain at previous decades. At view point of performance on chip-level not inside of it, throughput is decreased by the number of contexts, of course. And the dynamically changing is OVERHEAD on space and time in general, and thus breaking data-flows on the chip. Researchers want not to make dynamically change, so device is treated as possible as static device even if a device can change dynamically, in order to reduce the overheads. Some researcher concluded, "we must find killer application to use the dynamically change (thus reconfiguration) effectivelly". Unfortunatelly, such application is not yet found, time is past (one decade at least). In addition, I think key is how to use an inter-configuration communication proposed by B.Hutching (Prof. @ BYU). Regarding marketing side, 3D or DPGA must claim about application designers need not familiar with the device or its system, this means the device have to support or include current design process. So, the design tool will be more complex, or more tool-chains is necessary, probablly taking more time. Application designers face to time-to-market issue, no choice if it is not possible. So, not only killer application, but also traditional application should be enhanced at the design time or performance perspectives. Regards, SOY

schaferb
User Rank
Rookie
re: 3-D architecture promises new type of PLD
schaferb   3/3/2010 7:54:39 AM
NO RATINGS
With all the respect, but is this not a dynamically reconfigurable FPGA that NEC electronics already commercializes and calls it STP (stream transpose processor)? (http://techon.nikkeibp.co.jp/article/HONSHI/20081230/163439/)

Sundar Srinivasan
User Rank
Rookie
re: 3-D architecture promises new type of PLD
Sundar Srinivasan   3/2/2010 8:05:47 PM
NO RATINGS
The startup companies that introduce new reconfigurable architecture have a difficult time, because it's potential customers have established processes for existing technology that this new technology does not readily map to. Nobody wants to change the process. So unless these companies also offer the entire array of CAD tools to program their fabric, they may not succeed. http://sunnyeves.blogspot.com/

Caincom
User Rank
Rookie
re: 3-D architecture promises new type of PLD
Caincom   3/2/2010 5:33:34 PM
NO RATINGS
Failure of so many roconfigurable architectures seems to be about finding the right technology, educating the potential customers and strong, strong marketing more than about the specific architecture. This approach sounds a lot like Chameleon and they couldn't convince the users

Most Recent Comments
Kevin Krewell
 
daleste
 
Ian Johns
 
Etmax
 
daleste
 
alex_m1
 
Ian Johns
 
David Ashton
 
MeasurementBlues
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll