REGISTER | LOGIN
Breaking News
News & Analysis

Lattice FPGA integrates 3.7-Gbit/s serdes transceiver

Lattice FPGA integrates 3.7-Gbit/s serdes transceiver
10/22/2002 05:50 PM EDT
Post a comment
NO RATINGS
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed