Small, robust and accurate, maxon motor’s inductive micro encoder is a milestone in encoder technology. Secure against the effects of EMC, dust or oil, it has a configurable index pulse and integrated commutation signals. And its diameter is just 6mm.
The general basis of inductive encoders is that the inductance of one or more coils changes in relation to the material used. For example, a semi-circular iron core representing the material measure could be directed to a coil which then changes its inductance. However, there are drawbacks to simple inductive encoders, such as the temperature dependence of the soft iron/ferrite. External magnetic fields can also change the permeability of the material used, well below saturation point.
This is why highly accurate inductive encoders are ironless. The contrast is generated with eddy currents. These encoders have long been featured in large motors, but have not been produced for micromotors until now. maxon motor has invested heavily in the development of these greatly miniaturised inductive encoders. The result is the MILE, an inductive encoder where the contrast is generated with eddy currents. maxon’s Inductive Little Encoder is the smallest of its kind in the world.
The new MILE encoder delivers 64 pulses at up to 120,000 rpm, has 3 channels, line driver and integrated commutation outputs. Typical areas of application are medical technology, robotics and industrial applications in harsh environments. The MILE is available in combination with the EC6 brushless DC motor, extending the length of the combination by only 1mm. Other combinations with large motors will follow. The data sheet on the MILE encoder with EC6 motor can be found at: Download.
Note: The above text is the public part of the press release obtained from the manufacturer (with minor modifications). EETimes Europe cannot be held responsible for the claims and statements made by the manufacturer. The text is intended as a supplement to the new product presentations in EETimes Europe magazine.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.