Breaking News
News & Analysis

Startup to demo synthesis of asynchronous logic at DAC

6/19/2009 10:00 AM EDT
1 Comment
More Related Links
View Comments: Threaded | Newest First | Oldest First
User Rank
re: Startup to demo synthesis of asynchronous logic at DAC
Evgeni   6/19/2009 7:56:34 PM
I know that in the past companies that used asynchronous logic tried to hide that fact - because of unproven technology,tools,etc - even if it worked great. Now they overuse the word "asynchronous" as a buzzword - as if it'd give some advantage. I think it's misleading. First, there are several very different approaches to design asynchronous logic. Second, it's likely that the design has some synchronous logic, so it's not entirely asynchronous.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll