PORTLAND, Ore. IBM and MediaTek Inc. will debut Tuesday (May 25) their 60-GHz transceiver chipset at the IEEE Radio Frequency Integrated Circuit Symposium in Anaheim, Calif.
The partners have been cooperatively developing the chipset for IEEE's Wide Personal Area Network standard which will replace that snarl of cables connecting video, audio and control signals among multi-media equipment. The transmitter chip had been previously described by IBM and Mediatek, but this is the first time they have described the receiver chip. The matched chipset is expected to be commercially available by next year.
Because 60GHz signals cannot penetrate solid objects, they are confined to individual rooms. They also can interrupted by people or other objects in a room. To compensate, IBM and Mediatek have downsized military phased-array radar technologies to a single chip, allowing 60 GHz transmitters to steer the beam around obstacles between it and the in-room receivers to which signals are being routed.
"We have a low-cost, manufacturable, multi-layer, organic package with 16 wide-bandwidth phase array antennas inside to cover all four of the IEEE 60GHz channels," said Scott Reynolds, a researcher at IBM's T. J. Watson Research Center in Yorktown Heights, N.Y. Reynolds worked closely to develop the chipset with MediaTek (Hsinchu, Taiwan).
"Millimeter wave frequencies are really line of sight," Reynolds said. "So when something blocks it, instead of the signal being interrupted, we can steer the beam around obstructionsbouncing the signal off the wall or the ceiling as necessary."
IBM and MediaTek's chip will work with algorithms that catalog alternative routes for every signal passing through it, so that when obstacles suddenly appear in a room, the chips will already have an alternative route to which it can quickly switch. The partners have demonstrated continuous 5 Gbit per second speeds even when the line-of-sight is blocked and the chips set must switch routes.
The silicon-germanium (SiGe BiCMOS8HP) process houses all circuitry, including 16 planar antennas, in an industry-standard 288-pin ball-grid-array package using a 120 nanometer design rules. The 16 phase-shifting RF front-ends use 11 degree digital phase resolution along with hybrid passive-active signal combining techniques to achieve a 7.4-to-7.9 noise figure over all four IEEE channels.
A double-conversion superheterodyne receiver core has a silicon area of 38 square millimeters, 72 dB of gain and draws about 1.8 watts at 2.7 volts.
|IBM/MediaTek 60-GHz receiver chip has a die size of 6.08-by-6.2 millimeters.|