Breaking News
News & Analysis

NetLogic four-chip module

7/26/2010 04:01 AM EDT
1 Comment
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: NetLogic four-chip module
alan.varghese   7/26/2010 10:10:50 PM
NetLogic's strategy of linking 4 quad-threaded, eight-core network processors instead of using a single 32 or 128-core processor has negatives and positives. The negative is that a 4 processor design will consume more power - because however optimum the Inter-chip Coherency interface, it takes additional power each time an access has to be done off-chip. The positives are that the design is versatile, and the same core architecture can be used for both low-end processing applications, as well as the high-end. In wireless infrastructure it could mean that this same architecture could be used for anything from pico base stations to macros. It also allows an OEM to have the same semiconductor and supply-chain strategy across different market segments, from wireless infrastructure to metro Ethernet to storage/security. This allows the advantages of software and hardware and engineering reuse.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll