PORTLAND, Ore.— MEMS-chip designers can now use Coventor Inc.'s 3-D modeling tool, then verify their designs using MathWorks Inc.'s Mathlab behavioral modeling tool, thanks to modifications made by Coventor.
Coventor (Cary, N.C.) said Wednesday (Oct. 13) that the latest version of its MEMS= design suite includes tight integration with The Mathworks' Simulink environment. MEMS+ can now generate schematic symbols and simulation models for Simulink, Coventor said.
MEMS+ already allowed MEM designers to work closely with the CMOS-chip designers by virtue of its tight integration with Cadence Design Systems Inc.'s Virtuoso IC design environment. Now MEMS-chip designers can also use Mathlab's Simulink behavior modeling tools to verify that the design functions correctly.
"We have closed the gap between the MEMS designer and the IC engineers," said Steve Breit, vice president of engineering at Coventor. "We already had tight integration with Cadence's Virtuoso at the behavioral-, transistor-, and physical-levels, but what was remained was the algorithmic levels that are now addressed by our integration with Mathlab's Simulink."
Version 2.0 of MEMS+ also expands its library of 3D MEMS building blocks—including piezoelectric layers and flexible plates. Version 2.0 also speeds simulations in Virtuoso by 10 fold and adds support for 64-bit Cadence Spectre/Ultrasim simulations, Coventor said.
Coventor's MEMS+ 3D design suite for micro-electro-mechanical systems now integrates with Mathlab's Simulink for behavioral modeling and verification of functional correctness.
Fully parameterized behavior models created in 3-D in MEMS+ can now be freely moved to Mathlab's Simulaink and Cadence's virtuoso, eliminating the need for manual translation steps. The library building blocks simplify the design of typical MEMS devices like accelerometers, gyroscopes, display mirrors, resonators, pressure sensors and RF switches, plus the new building blocks extend to new types of flexible structures being used by advanced inertial sensors, digital microphones and energy harvesting devices.
Besides automatically generating schematic symbols and simulation models for Simulink and Virtuoso, MEMS+ can also export 3-D models for verification with legacy finite-element analysis tools. MEMS designers can also customize the parameterization of library building blocks for variations in manufacturing processes, ambient environment and geometric dimensions of the elements.
Simulation results in Simulink and Virtuoso can also be reloaded back into MEMS+ for animations using its 3-D visualization tools.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.