Breaking News
News & Analysis

Renesas readies mixed-signal MCUs

10/14/2010 07:08 AM EDT
15 comments
NO RATINGS
More Related Links
View Comments: Oldest First | Newest First | Threaded View
sanjaac
User Rank
Rookie
re: Renesas readies mixed-signal MCUs
sanjaac   10/14/2010 9:15:04 AM
NO RATINGS
Strange that Renesas, being such a market leader, has not exploted this segment better.

DrFPGA
User Rank
Blogger
re: Renesas readies mixed-signal MCUs
DrFPGA   10/14/2010 7:06:16 PM
NO RATINGS
This is interesting when compared to the recent Velocity Lab announcement. http://www.eetimes.com/electronics-products/embedded-tools/4209557/-Renesas--Velocity-Lab-aims-to-speed-embedded-systems-development It seems to me that Renesas realizes the eco-system for these types of solutions will be critical and is already showing they are serious about giving customers a real solution- not just slapping some analog onto an existing MCU.

prabhakar_deosthali
User Rank
CEO
re: Renesas readies mixed-signal MCUs
prabhakar_deosthali   10/15/2010 7:21:57 AM
NO RATINGS
Mixed signal SOCs have been around for quite some time now. It is a good move by Renesas to offer mixed signal micro-controllers. I beileve Analog blocks put some constraint on the geometry . IN what geometry Renesas plans to offer these micro-controllers?

Jagdish Bisawa
User Rank
Rookie
re: Renesas readies mixed-signal MCUs
Jagdish Bisawa   10/15/2010 8:01:21 AM
NO RATINGS
Hi, "Better late than never" is what I'd like to comment on this. Renesas, though a market leader ( in terms of share ) in the microcontroller market, has made a late entry into the mixed-signal segment of this business. Adding to this fact is the latency of another 2 years ( well, almost ) before the part can be used by the user. If you look at Silabs or Microchip, I find them more aggressive in this market. Further, if you also look at their capability in delivering discreet analog components, then they are way ahead than most of their peers. I like the strategy adopted by Microchip in this market - supply the part(s), augment the same with useful software, hardware & other utilities. Something that others should learn...

mcgrathdylan
User Rank
Blogger
re: Renesas readies mixed-signal MCUs
mcgrathdylan   10/15/2010 5:36:15 PM
NO RATINGS
@prabhakar_deosthali- I'm sorry to say I don't know about the process geometry they plan to use. I'm not sure they've even made those decisions, though I did get the sense that this project was pretty far along. I asked if products would be available within two years, and I got the sense from the answer that it could be much sooner than that. If you look at Renesas' MCU roadmap, they are planning some pretty aggressive shrinks over the next couple of years, including skipping two nodes in some cases to move to 40-nm. But my understanding is that, as you say, analog blocks put significant constraints on the geometry that can be employed.

uday1an.u
User Rank
Rookie
re: Renesas readies mixed-signal MCUs
uday1an.u   10/17/2010 2:05:37 PM
NO RATINGS
Cypress Semiconductors is already there with their PSOC which is a very powerful mixed signal controller. I'm surprised Renesas is making quite a late entry.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.