Breaking News
News & Analysis

Trio propose new card format

11/30/2010 09:33 PM EST
5 comments
NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
DrQuine
User Rank
Author
re: Trio propose new card format
DrQuine   12/4/2010 7:41:36 PM
NO RATINGS
How do we get the physical card interface formats under control? My printer already has 4 card slot sockets in the front. Every time we buy a new camera, the memory card format is incompatible with the existing ones used by other family members. The proliferation of formats is getting out of hand.

Kinnar
User Rank
Author
re: Trio propose new card format
Kinnar   12/2/2010 7:13:39 AM
NO RATINGS
This is good change suggested by introducing a new card format, but USB interface itself is capable of supporting the required data rate, that will also enable a great interoperability between the device and computer. Introducing a new standard will create the compatibility issues, but it is good for earning revenues.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed