PORTLAND, Ore.—Bilayer-gate insulators solve the problems associated with building plastic transistors on flexible organic substrates, according to Georgia Institute of Technology, which has developed a new method for stacking two gate dielectric materials that cancel out the drawbacks of each, resulting in relatively fast, stable plastic transistors with high current carrying capabilities.
The Georgia Tech researchers predict their transistors will be useful in applications such as smart bandages, RFID tags, plastic solar cells, light emitters for smart cards and other applications requiring flexible ultra-stable electronics.
Plastic transistors have long been sought to lower the cost of semiconductor manufacturing by allowing roll-to-roll presses to print organic materials of flexible substrates at room temperature and at normal atmospheric pressures, rather than require a vacuum and thousand degree temperatures like silicon chips. Unfortunately, the resulting performance of plastic transistors has been poor. Now the Georgia Tech researchers think they may have hit on a way to have the best of both worlds.
The key to success, according to professor Bernard Kippelen, director of Georgia Tech's Center for Organic Photonics and Electronics, was crafting a novel interface between two stacked gate dielectrics. The material consists of a fluorinated polymer using using C–C, C–F and C–O bonds called Cytop and a high-k metal-oxide laid down with atomic layer deposition.
"Rather than using a single dielectric material," said Kippelen. "We developed a bilayer gate dielectric." He performed the work with researchers Do Kyung Hwang, Canek Fuentes-Hernandez, Jungbae Kim, William Postcavage, and Sung-Jin Kim.
Georgia Tech expects future plastic transistors on flexible substrates to be enabled by a novel bilayer gate dielectric.
The Cytop layer forms with extremely few defects at the interface with the organic semiconductor, but has a low dielectric constant therefore requiring a high turn-on voltage for a plastic transistor. The high-k material has low-voltage electrical characteristics, but is leaky due to many defects at the interface. But by stacking the two materials, the team was able to have the best of both worlds.
"We have two different degradation mechanisms that happen at the same time, but the effects are such that they compensate for one another," said Kippelen.
The team has been cycling transistors made from the material over 20,000 times with no degradation is its low-voltage high-current carrying capability, compared to previous plastic formulations.
The team is currently transferring the material from its glass-substrate test-bed to a flexible polymer substrate manufactured below 150 degrees Celsius. If all goes well, the next step will be using ink-jet printing to perform the actual deposition. Funding for Georgia Tech project was provided by the Office of Naval Research, the National Science Foundation and Solvay SA.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.