Breaking News
News & Analysis

Cadence exec: EDA must create 'breakaway value'

2/2/2011 04:31 PM EST
5 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
John McGehee
User Rank
Author
re: Cadence exec: EDA must create 'breakaway value'
John McGehee   2/4/2011 8:07:46 AM
NO RATINGS
I think that Bruggeman's going to come up with something. He doesn't know exactly what the solution is, but he has a good idea generally where to look. He understands that yet another "me too" product is not going to save EDA.

Peter Clarke
User Rank
Author
re: Cadence exec: EDA must create 'breakaway value'
Peter Clarke   2/2/2011 10:24:31 PM
NO RATINGS
@cisco11111 Without speaking for John Bruggeman I would give the examples of Spreadtrum which has, with TSMC, developed a 40-nm implementation of the TD-SCDMA baseband processor. A significant part of Spreadtrum's added value is in the communications protocol. The chip is the means by which it is delivered and executed. Similarly Mirics Semiconductor develops software modems for multimedia and TV-on-PC applications. It happens to make chips as one means of delivery. And ditto Icera Inc. which makes software modems for HSPA and LTE and provides the chips on which those soft modems can run efficiently.

cisco11111
User Rank
Author
re: Cadence exec: EDA must create 'breakaway value'
cisco11111   2/2/2011 8:28:07 PM
NO RATINGS
Can someone give some examples on this use case? "Many of them are now software companies that use silicon as a means of execution and as means of protecting their software and making sure they get paid for it on a per use basis".

delta33
User Rank
Author
re: Cadence exec: EDA must create 'breakaway value'
delta33   2/2/2011 5:54:11 PM
NO RATINGS
Previous comment meant 1st paragraph on page 2...

delta33
User Rank
Author
re: Cadence exec: EDA must create 'breakaway value'
delta33   2/2/2011 5:52:27 PM
NO RATINGS
In refernce to the first paragraph - OpenAccess is completely owned and licensed by the Silicon Integration Initiative (Si2). http://www.si2.org/?page=69 Cadence is authorized by Si2ís OpenAccess Coalition to maintain and expand the database, under the guidance of the Coalitionís Change Team. Other enhancements to OpenAccess come from community contributions.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed