SAN FRANCISCO—Automated test equipment vendor Teradyne Inc. said Monday (April 11) it would sell and distribute JTAG Technologies BV's Symphony/TS boundary scan product under the terms of an agreement between the two companies.
The Symphony/TS product, designed specifically for Teradyne, provides an advanced boundary scan test option for manufacturers using Teradyne's TestStation and legacy GR228X family of in-circuit test systems, Teradyne (North Reading, Mass.) said.
Two implementations of Symphony are supported by this collaboration, Teradyne said. Symphony/TS/CFM incorporates JTAG's boundary scan controller and TAP Interface Modules inside Teradyne’s test system, Teradyne said. Symphony/TS/DSM uses a software converter to translate boundary scan test vectors directly to Teradyne’s native test programming language where they can be applied efficiently using Teradyne’s digital subsystem and deep serial memory option, Teradyne said.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.